

# 128K x 8 Static RAM

#### **Features**

- Pin- and function-compatible with CY7C1018BV33
- High speed
  - $-t_{AA} = 8, 10, 12, 15 \text{ ns}$
- · CMOS for optimum speed/power
- · Center power/ground pinout
- Data retention at 2.0V
- · Automatic power-down when deselected
- Easy memory expansion with CE and OE options
- Available in 300-mil-wide 32-pin SOJ

#### Functional Description[1]

The CY7C1018CV33 is a high-performance CMOS static RAM organized as 131,072 words by 8 bits. Easy memory expansion is provided by an active LOW Chip Enable ( $\overline{CE}$ ), an active LOW Output Enable (OE), and three-state drivers. This


device has an automatic power-down feature that significantly reduces power consumption when deselected.

Writing to the device is accomplished by taking Chip Enable (CE) and Write Enable (WE) inputs LOW. Data on the eight I/O pins (I/O<sub>0</sub> through I/O<sub>7</sub>) is then written into the location specified on the address pins ( $A_0$  through  $A_{16}$ ).

Reading from the device is accomplished by taking Chip Enable (CE) and Output Enable (OE) LOW while forcing Write Enable (WE) HIGH. Under these conditions, the contents of the memory location specified by the address pins will appear on the I/O pins.

The eight input/output pins (I/O<sub>0</sub> through I/O<sub>7</sub>) are placed in a high-impedance state when the device is deselected (CE HIGH), the outputs are disabled (OE HIGH), or during a write operation ( $\overline{CE}$  LOW, and  $\overline{WE}$  LOW).

The CY7C1018CV33 is available in a standard 300-mil-wide SOJ.



#### Selection Guide

	7C1018CV33-8	7C1018CV33-10	7C1018CV33-12	7C1018CV33-15	Unit
Maximum Access Time	8	10	12	15	ns
Maximum Operating Current	95	90	85	80	mA
Maximum Standby Current	5	5	5	5	mA

<sup>1.</sup> For guidelines on SRAM system designs, please refer to the 'System Design Guidelines' Cypress application note, available on the internet at www.cypress.com.



### **Maximum Ratings**

(Above which the useful life may be impaired. For user guidelines, not tested.) Storage Temperature ......-65°C to +150°C Ambient Temperature with Power Applied ......55°C to +125°C Supply Voltage on  $V_{CC}$  to Relative  $\mbox{GND}^{[2]}\,...-0.5\mbox{V}$  to + 4.6V DC Voltage Applied to Outputs<sup>[7]</sup>

DC Input Voltage <sup>[2]</sup>	$-0.5$ V to $V_{CC} + 0.5$ V
Current into Outputs (LOW)	20 mA
Static Discharge Voltage(per MIL-STD-883, Method 3015)	> 2001V
Latch-up Current	> 200 mA

## **Operating Range**

Range	Range Ambient Temperature	
Commercial	0°C to +70°C	$3.3V \pm 10\%$

### **Electrical Characteristics** Over the Operating Range

in High-Z State .....–0.5V to  $V_{CC}$  + 0.5V

				8CV33 8	7C1018CV33 -10		7C1018CV33 -12		7C1018CV33 -15		
Parameter	Description	Test Conditions	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
V <sub>OH</sub>	Output HIGH Voltage	$V_{CC} = Min.,$ $I_{OH} = -4.0 \text{ mA}$	2.4		2.4		2.4		2.4		V
V <sub>OL</sub>	Output LOW Voltage	V <sub>CC</sub> = Min., I <sub>OL</sub> = 8.0 mA		0.4		0.4		0.4		0.4	V
V <sub>IH</sub>	Input HIGH Voltage		2.0	V <sub>CC</sub> + 0.3	2.0	V <sub>CC</sub> + 0.3	2.0	V <sub>CC</sub> + 0.3	2.0	V <sub>CC</sub> + 0.3	V
V <sub>IL</sub>	Input LOW Voltage[2]		-0.3	8.0	-0.3	0.8	-0.3	8.0	-0.3	0.8	V
I <sub>IX</sub>	Input Load Current	$GND \leq V_I \leq V_CC$	-1	+1	-1	+1	-1	+1	-1	+1	μΑ
I <sub>OZ</sub>	Output Leakage Current	$GND \leq V_I \leq V_{CC},$ Output Disabled	-1	+1	<b>–</b> 1	+1	-1	+1	-1	+1	μА
I <sub>OS</sub> <sup>[3]</sup>	Output Short Circuit Current	V <sub>CC</sub> = Max., V <sub>OUT</sub> = GND		-300		-300		-300		-300	mA
I <sub>CC</sub>	V <sub>CC</sub> Operating Supply Current	$V_{CC} = Max.,$ $I_{OUT} = 0 \text{ mA},$ $f = f_{MAX} = 1/t_{RC}$		95		90		85		80	mA
I <sub>SB1</sub>	Automatic CE Power-down Current —TTL Inputs	$\begin{aligned} &\text{Max. V}_{\text{CC}}, \overline{\text{CE}} \geq \text{V}_{\text{IH}} \\ &\text{V}_{\text{IN}} \geq \text{V}_{\text{IH}} \text{ or} \\ &\text{V}_{\text{IN}} \leq \text{V}_{\text{IL}}, \text{ f} = \text{f}_{\text{MAX}} \end{aligned}$		15		15		15		15	mA
I <sub>SB2</sub>	Automatic CE Power-down Current —CMOS Inputs	$\label{eq:max.vcc} \begin{split} & \underline{\text{Max.}} \ \ V_{\text{CC}}, \\ & \overline{\text{CE}} \geq V_{\text{CC}} - 0.3 \text{V}, \\ & V_{\text{IN}} \geq V_{\text{CC}} - 0.3 \text{V}, \\ & \text{or } V_{\text{IN}} \leq 0.3 \text{V}, \text{f} = 0 \end{split}$		5		5		5		5	mA

### Capacitance<sup>[4]</sup>


Parameter	Description	Test Conditions	Max.	Unit
C <sub>IN</sub>	Input Capacitance	$T_A = 25^{\circ}C, f = 1 \text{ MHz},$	8	pF
C <sub>OUT</sub>	Output Capacitance	$V_{CC} = 3.3V$	8	pF


#### Notes:


V<sub>IL</sub> (min.) = -2.0V for pulse durations of less than 20 ns.
 Not more than one output should be shorted at one time. Duration of the short circuit should not exceed 30 seconds.
 Tested initially and after any design or process changes that may affect these parameters.




#### AC Test Loads and Waveforms<sup>[5]</sup>









### Switching Characteristics Over the Operating Range<sup>[6]</sup>

		7C1018	3CV33-8	7C1018CV33-10		7C1018CV33-12		7C1018CV33-15		
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Read Cycle			L	L	1	I	l	1	l	.1
t <sub>RC</sub> Read Cycle Time		8		10		12		15		ns
t <sub>AA</sub>	Address to Data Valid		8		10		12		15	ns
t <sub>OHA</sub>	Data Hold from Address Change	3		3		3		3		ns
t <sub>ACE</sub>	CE LOW to Data Valid		8		10		12		15	ns
t <sub>DOE</sub>	OE LOW to Data Valid		5		5		6		7	ns
t <sub>LZOE</sub>	OE LOW to Low-Z	0		0		0		0		ns
t <sub>HZOE</sub>	OE HIGH to High-Z <sup>[7, 8]</sup>		4		5		6		7	ns
t <sub>LZCE</sub>	CE LOW to Low-Z <sup>[8]</sup>	3		3		3		3		ns
t <sub>HZCE</sub>	CE HIGH to High-Z <sup>[7, 8]</sup>		4		5		6		7	ns
t <sub>PU</sub> <sup>[9]</sup>	CE LOW to Power-up	0		0		0		0		ns
t <sub>PD</sub> <sup>[9]</sup>	CE HIGH to Power-down		8		10		12		15	ns
Write Cycle	10, 11]	1	· •	· •		I.		•		.1
t <sub>WC</sub>	Write Cycle Time	8		10		12		15		ns
t <sub>SCE</sub>	CE LOW to Write End	7		8		9		10		ns
t <sub>AW</sub>	Address Set-up to Write End	7		8		9		10		ns
t <sub>HA</sub>	Address Hold from Write End	0		0		0		0		ns
t <sub>SA</sub>	Address Set-up to Write Start	0		0		0		0		ns
t <sub>PWE</sub>	WE Pulse Width	6		7		8		10		ns
t <sub>SD</sub>	Data Set-up to Write End	5		5		6		8		ns
t <sub>HD</sub>	Data Hold from Write End	0		0		0		0		ns
t <sub>LZWE</sub>	WE HIGH to Low-Z <sup>[8]</sup>	3		3		3		3		ns
t <sub>HZWE</sub>	WE LOW to High-Z <sup>[7, 8]</sup>		4		5		6		7	ns

#### Notes:

- AC characteristics (except High-Z) for all 8-ns parts are tested using the load conditions shown in Figure (a). All other speeds are tested using the Thèvenin load shown in Figure (b). High-Z characteristics are tested for all speeds using the test load shown in Figure (d).

  Test conditions assume signal transition time of 3 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V.

  thus are specified with a load capacitance of 5 pF as in (d) of AC Test Loads. Transition is measured ± 500 mV from steady-state voltage.

  At any given temperature and voltage condition, thus a less than thus tested to the steady-state voltage. 5.


- 8.
- This parameter is guaranteed by design and is not tested.

  The internal Write time of the memory is defined by the overlap of CE LOW and WE LOW. CE and WE must be LOW to initiate a Write, and the transition of any of these signals can terminate the Write. The input data set-up and hold timing should be referenced to the leading edge of the signal that terminates the Write. The minimum Write cycle time for Write Cycle No. 3 (WE controlled, OE LOW) is the sum of t<sub>HZWE</sub> and t<sub>SD</sub>.




## **Switching Waveforms**


### Read Cycle No. 1<sup>[12, 13]</sup>



## Read Cycle No. 2 (OE Controlled)[13, 14]



## Write Cycle No. 1 (CE Controlled)<sup>[15, 16]</sup>



#### Notes:


- 12. Device is continuously selected.  $\overline{OE}$ ,  $\overline{CE} = V_{IL}$ .

- WE is HIGH for Read cycle.
   Address valid prior to or coinc<u>ide</u>nt with CE transition LOW.
   Data I/O is high impedance if OE = V<sub>IH</sub>.
   If CE goes HIGH simultaneously with WE going HIGH, the output remains in a high-impedance state.




## Switching Waveforms (continued)

### Write Cycle No. 2 (WE Controlled, OE HIGH During Write)[15, 16]



Write Cycle No. 3 (WE Controlled, OE LOW)[11, 16]



### **Truth Table**

CE	OE	WE	I/O <sub>0</sub> –I/O <sub>7</sub>	Mode	Power
Н	Х	Χ	High-Z	Power-down	Standby (I <sub>SB</sub> )
Х	Х	Х	High-Z	Power-down	Standby (I <sub>SB</sub> )
L	L	Н	Data Out	Read	Active (I <sub>CC</sub> )
L	Х	L	Data In	Write	Active (I <sub>CC</sub> )
L	Η	Н	High-Z	Selected, Outputs Disabled	Active (I <sub>CC</sub> )

#### Note:

<sup>17.</sup> During this period the I/Os are in the output state and input signals should not be applied.




#### **Ordering Information**

Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
8	CY7C1018CV33-8VC	V32	32-lead 300-mil Molded SOJ	Commercial
10	CY7C1018CV33-10VC	V32	32-lead 300-mil Molded SOJ	
12	CY7C1018CV33-12VC	V32	32-lead 300-mil Molded SOJ	
15	CY7C1018CV33-15VC	V32	32-lead 300-mil Molded SOJ	

### **Package Diagram**

#### 32-lead (300-mil) Molded SOJ V32



All product and company names mentioned in this document are the trademarks of their respective holders.



# **Document History Page**

Document Title: CY7C1018CV33 128K x 8 Static RAM Document Number: 38-05131							
REV.	ECN NO.	Issue Date	Orig. of Change	Description of Change			
**	109426	12/14/01	HGK	New Data Sheet			
*A	113432	04/10/02	NSL	AC Test Loads split based on speed			
*B	115046	05/30/02	HGK	I <sub>CC</sub> and I <sub>SB1</sub> modified			
*C	116476	09/16/02	CEA	Add applications foot note on data sheet, pg 1.			