



www.ti.com

Speed Dual Wideband, Current Feedback OPERATIONAL AMPLIFIER With Disable

FEATURES

● WIDEBAND +5V OPERATION: 225MHz (G = +2)

UNITY GAIN STABLE: 280MHz (G = 1)
 HIGH OUTPUT CURRENT: 150mA
 OUTPUT VOLTAGE SWING: ±4.0V

HIGH SLEW RATE: 2100V/μs
 LOW SUPPLY CURRENT: 6mA/ch
 LOW DISABLED CURRENT: 200μA/ch

● ENABLE/DISABLE TIME: 25ns/100ns

DESCRIPTION

The OPA2681 sets a new level of performance for broadband dual current feedback op amps. Operating on a very low 6mA/ch supply current, the OPA2681 offers a slew rate and output power normally associated with a much higher supply current. A new output stage architecture delivers a high output current with minimal voltage headroom and crossover distortion. This gives exceptional single supply operation. Using a single +5V supply, the OPA2681 can deliver a 1V to 4V output swing with over 100mA drive current and 150MHz bandwidth. This combination of features makes the OPA2681 an ideal RGB line driver or single supply ADC input driver.

APPLICATIONS

- xDSL LINE DRIVER
- MATCHED I/Q CHANNEL AMPLIFIER
- BROADBAND VIDEO BUFFERS
- HIGH SPEED IMAGING CHANNELS
- PORTABLE INSTRUMENTS
- DIFFERENTIAL ADC DRIVERS
- ACTIVE FILTERS
- WIDEBAND INVERTING SUMMING

The OPA2681's low 6mA/ch supply current is precisely trimmed at 25°C. This trim, along with low drift over temperature, guarantees lower guaranteed maximum supply current than competing products. System power may be further reduced by using the optional disable control pin (SO-14 only). Leaving this disable pin open, or holding it high, gives normal operation. If pulled low, the OPA2681 supply current drops to less than 400µA while the output goes into a high impedance state. This feature may be used for either power savings or for video MUX applications.

DUALS

OPA2680

OPA2681

OPA2682

TRIPLES

OPA3680

OPA3681

OPA3682

OPA2681 RELATED PRODUCTS

SINGLES

OPA680

OPA681

OPA682

	+ 1/2 OPA2681	Voltage Feedback Current Feedback Fixed Gain	
$2\text{Vp-p} & \begin{array}{c} \\ \\ \\ \\ \\ \\ \\ \end{array} & \begin{array}{c} \\ \\ \\ \\ \\ \\ \end{array} & \begin{array}{c} \\ \\ \\ \\ \\ \\ \end{array} & \begin{array}{c} \\ \\ \\ \\ \\ \\ \end{array} & \begin{array}{c} \\ \\ \\ \\ \\ \\ \end{array} & \begin{array}{c} \\ \\ \\ \\ \\ \\ \end{array} & \begin{array}{c} \\ \\ \\ \\ \\ \\ \end{array} & \begin{array}{c} \\ \\ \\ \\ \\ \\ \end{array} & \begin{array}{c} \\ \\ \\ \\ \\ \\ \end{array} & \begin{array}{c} \\ \\ \\ \\ \\ \\ \end{array} & \begin{array}{c} \\ \\ \\ \\ \\ \\ \end{array} & \begin{array}{c} \\ \\ \\ \\ \\ \\ \end{array} & \begin{array}{c} \\ \\ \\ \\ \\ \\ \end{array} & \begin{array}{c} \\ \\ \\ \\ \\ \\ \end{array} & \begin{array}{c} \\ \\ \\ \\ \\ \\ \end{array} & \begin{array}{c} \\ \\ \\ \\ \\ \\ \\ \end{array} & \begin{array}{c} \\ \\ \\ \\ \\ \\ \\ \end{array} & \begin{array}{c} \\ \\ \\ \\ \\ \\ \\ \end{array} & \begin{array}{c} \\ \\ \\ \\ \\ \\ \\ \end{array} & \begin{array}{c} \\ \\ \\ \\ \\ \\ \\ \end{array} & \begin{array}{c} \\ \\ \\ \\ \\ \\ \\ \\ \end{array} & \begin{array}{c} \\ \\ \\ \\ \\ \\ \\ \\ \end{array} & \begin{array}{c} \\ \\ \\ \\ \\ \\ \\ \\ \\ \end{array} & \begin{array}{c} \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \end{array} & \begin{array}{c} \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \end{array} & \begin{array}{c} \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\$	12.4Ω 1μF 100Ω 324Ω 12.4Ω 100Ω 12.4Ω 11/2 OPA2681 + 12.4Ω	100Ω 15Vp-	р

+12V

Single Supply ADSL Upstream Driver



SPECIFICATIONS: $V_S = \pm 5V$

 R_F = 402 Ω , R_L = 100 Ω , and G = +2, (Figure 1 for AC performance only), unless otherwise noted.

PARAMETER CONDITIONS			OPA2681U, N						
PARAMETER			TYP GUARANTEED						
Small-Signal Bandwidth (V ₀ = 0.5Vp-p)	PARAMETER	CONDITIONS	+25°C	+25°C ⁽²⁾			UNITS		TEST LEVEL ⁽¹⁾
Small-Signal Bandwidth (V _O = 0.5Vp-p)	AC PERFORMANCE (Figure 1)								
Semandwidth for 0.1dB Gain Filaness								typ	С
Bandwidth for 0.1dB Gain Flatness G = +10, R_F = 180Ω R_F = 483, V_0 = 0.5VP-P 90 50 45 45 MHz min Peaking at a Gain of +1 MHz MP MHz MP MHz MP MHz MP MF MF MF MF MF MF MF				220	210	190			В
Bandwidth for 0.1dB Gain Flatness G = +2, V ₀ = 0.5Vp-p 90 50 45 45 dB max Large-Signal Bandwidth G = +2, V ₀ = 5Vp-p 150 G = +2, V ₀ = 5Vp-p 150 G = +2, V ₀ = 0.5V step 170 1600 1600 1200 V ₁₀ vip									C
Peaking at a Gain of +1	Bandwidth for 0.1dB Gain Flatness			50	45	45			В
Slew Rafe G = +2, '4v Slep G = +2, '4v Slep G = +2, '5v Slep	Peaking at a Gain of +1	$R_F = 453, V_O = 0.5Vp-p$							В
RiserFall Time G = 42, V = 0.5V Step 0.7				4000	4000	4000			C
Settling Time to 0.02%				1600	1600	1200	•		B C
Settling Time to 0.02% G = +2, V ₀ = 2V Step	Nise/i ali Time								C
Harmonic Distortion Care Harmonic R = 1000 R =	Settling Time to 0.02%						ns		С
2nd Harmonic R_ = 1000Ω	0.1%	$G = +2$, $V_O = 2V$ Step	8				ns	typ	С
R ≥ 500Ω			70	70	70	00	ID.		_
3rd Harmonic R _i = 100Ω	2nd Harmonic								B B
Input Voltage Noise	3rd Harmonic	$R_1 = 100\Omega$							В
Non-Inverting Input Current Noise f > 1MHz 15 15 15 pA/\frac{\text{NFE}}{\text{E}} max		$R_L \ge 500\Omega$		-75	-74	-72	dBc_		В
Inverting Input Current Noise f > 1MHz f > 0.001 G = 18 18 19 pA/N=E max f > 0.001 f = 18 f > 0.001 f > 0.001 f = 18 f > 0.001									В
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$									B B
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$			-	10	10	19	•		C
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$									С
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	Differential Phase								С
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$		_					_		С
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$		t = 5MHz	-70				dBc	typ	С
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$		V = 0V B = 1000	100	EC	EG	E6	kO	min	A
									A
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$									В
Inverting Input Bias Current V_{CM} = 0V ±10 ±40 ±50 ±55 μA max Average Inverting Input Bias Current Drift V_{CM} = 0V 1.00 1.25 -150 nA°/C max NPUT Common-Mode Input Range (CMIR)(6) $U_{CM} = 0V$		$V_{CM} = 0V$	+30	+55					Α
Average Inverting Input Bias Current Drift V_{CM} = 0V		t Drift $V_{CM} = 0V$	⊥10	⊥40					B A
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$		$v_{CM} = 0v$ t = 0V	±10	±40					В
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$		· GW · ·					, •		
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Common-Mode Input Range (CMIR)(5)		±3.5	±3.4	±3.3	±3.2	V	min	Α
$ \begin{array}{ c c c c } \hline \text{Inverting Input Resistance } (R_i) & Open-Loop & 42 & & & & & & & & \\ \hline \textbf{OUTPUT} \\ \hline \textbf{Voltage Output Swing} & No Load & \pm 4.0 & \pm 3.8 & \pm 3.7 & \pm 3.6 & \pm 3.3 & V & min \\ \hline 100\Omega Load & \pm 3.9 & \pm 3.7 & \pm 3.6 & \pm 3.3 & V & min \\ \hline 100\Omega Load & \pm 3.9 & \pm 3.7 & \pm 3.6 & \pm 3.3 & V & min \\ \hline \textbf{Current Output, Sourcing} & V_O = 0 & +190 & +160 & +140 & +80 & mA & min \\ \hline \textbf{Current Output, Sinking} & V_O = 0 & -150 & -135 & -130 & -80 & mA & min \\ \hline \textbf{Closed-Loop Output Impedance} & G = +2, f = 100kHz & 0.03 & $		$V_{CM} = 0V$		47	46	45			A
OUTPUT Voltage Output Swing No Load 100Ω Load 123.9 ±3.7 ±3.6 ±3.3 ±3.6 ±3.3 V min 100Ω Load ±3.9 ±3.7 ±3.6 ±3.3 V min 100Ω Load ±3.9 ±4.7 ±3.6 ±3.7 ±3.6 ±3.3 V min 100Ω Load ±3.9 ±4.7 ±3.6 ±3.7 ±3.6 ±3.7 ±3.6 ±3.7 ±3.6 ±3.7 ±3.6 ±3.7 ±3.6 ±3.7 ±3.6 ±3.7 ±3.6 ±3.7 ±3.6 ±3.7 ±3.6 ±3.7 ±3.6 ±3.7 ±3.6 ±3.7 ±3.6 ±3.7 ±3.6 ±3.7 ±3.6 ±3.7 V min 100Ω Load ±4.7 ±3.9 ±3.7 ±3.6 ±3.7 ±3.6 ±3.7 V min 100Ω Load ±4.7 ±3.9 ±3.7 ±3.6 ±3.7 ±3.6 ±3.7 V min 100Ω Load ±4.7 ±3.9 ±3.7 ±3.6 ±3.7 ±3.6 ±3.7 V min 100Ω Load ±4.7 ±3.9 ±3.7 ±3.6 ±3.7 ±3.2 ±3.2 ±3.2 ±3.2 ±3.2 ±3.2 ±3.2 ±3.2		Open-Loop							C
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	0 1 1 1	Ореп-соор	72				22	цур	١Ů
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$		No Load	±4.0	±3.8	±3.7	±3.6	V	min	Α
Current Output, Sinking Closed-Loop Output Impedance $G = +2$, $f = 100kHz$ 0.03 -135 -130 -80 -80 0.0				-				min	Α
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$									A
DISABLE (Disabled Low) (SO-14 only) Power Down Supply Current ($+V_S$) $V_{\overline{DIS}} = 0$, Both Channels -640 10				-135	-130	-80			A C
Power Down Supply Current ($\pm V_S$) $V_{\overline{DIS}} = 0$, Both Channels -640 100 1		G = 12, 1 = 100KHZ	0.00				32	typ	H
Disable Time $ \begin{array}{c} \text{Disable Time} \\ \text{Enable Time} \\ \text{Off Isolation} \\ \text{Output Capacitance in Disable} \\ \text{Turn On Glitch} \\ \text{Turn On Glitch} \\ \text{Turn Off Glitch} \\ \text{Enable Voltage} \\ \text{Disable Voltage} \\ \text{Disable Voltage} \\ \text{Disable Voltage} \\ \text{Disable Voltage} \\ \text{Control Pin Input Bias Current ($\overline{\text{DIS}}$)} \\ \text{Disable Voltage} \\ \text{Specified Operating Voltage} \\ \text{Maximum Operating Voltage Range} \\ \text{Maximum Operating Voltage Range} \\ \end{array} \begin{array}{c} 100 \\ 25 \\ 70 \\ 4 \\ 4 \\ 55 \\ 4 \\ 55 \\ 4 \\ 55 \\ 46 \\ 56 \\ 5$	Power Down Supply Current (+V _S)	$V_{\overline{DIS}} = 0$, Both Channels	-640				μΑ	typ	С
Off Isolation $G = +2, 5 \text{MHz} \qquad 70 \\ \text{Output Capacitance in Disable} \qquad G = +2, 5 \text{MHz} \qquad 70 \\ \text{Turn On Glitch} \qquad G = +2, R_L = 150\Omega, V_{\text{IN}} = 0 \\ \text{Turn Off Glitch} \qquad G = +2, R_L = 150\Omega, V_{\text{IN}} = 0 \\ \text{Enable Voltage} \qquad 3.3 \qquad 3.5 \qquad 3.6 \qquad 3.7 \qquad V \qquad \text{min} \\ \text{Disable Voltage} \qquad 1.8 \qquad 1.7 \qquad 1.6 \qquad 1.5 \qquad V \qquad \text{max} \\ \text{Control Pin Input Bias Current ($\overline{\text{DIS}}$)} \qquad V_{\overline{\text{DIS}}} = 0, \text{Each Channel} \qquad 100 \qquad 160 \qquad 160 \qquad 160 \qquad 160 \\ \text{POWER SUPPLY} \\ \text{Specified Operating Voltage} \qquad \pm 5 \qquad V \qquad \text{typ} \\ \text{Maximum Operating Voltage Range} \qquad \pm 6 \qquad \pm 6 \qquad \pm 6 \qquad V \qquad \text{max} \\ \end{tabular}$	Disable Time								С
Output Capacitance in Disable $G = +2, R_L = 150\Omega, V_{IN} = 0 \\ Turn On Glitch \\ Turn Off Glitch \\ G = +2, R_L = 150\Omega, V_{IN} = 0 \\ Disable Voltage \\ Disable Voltage \\ Control Pin Input Bias Current (\overline{DIS}) V_{\overline{DIS}} = 0, Each Channel \frac{4}{\pm 50} \\ \pm 20 \\ 3.3 \\ 3.5 \\ 1.8 \\ 1.7 \\ 1.6 \\ 1.5 \\ 1.6 \\ 1.5 \\ 1.6 \\ 1.5 \\ 1.6 \\ 1.5 \\ 1.6 \\ 1.5 \\ 1.6 \\ 1.5 \\ 1.6 \\ 1.5 \\ 1.6 \\ 1.5 \\ 1.6 \\ 1.5 \\ 1.6 \\ 1.5 \\ 1.7 \\ 1.6 \\ 1.7 \\ 1.6 \\ 1.5 \\ 1.7 \\ 1.6 \\ 1.5 \\ 1.7 \\ 1.6 \\ 1.5 \\ 1.7 \\ 1.6 \\ 1.5 \\ 1.7 \\ 1.6 \\ 1.5 \\ 1.7 \\ 1.6 \\ 1.5 \\ 1.7 \\ 1.6 \\ 1.5 \\ 1.7 \\ 1.6 \\ 1.5 \\ 1.7 \\ 1.6 \\ 1.5 \\ 1.7 \\ 1.6 \\ 1.5 \\ 1.7 \\ 1.6 \\ 1.7 \\ 1.6 \\ 1.5 \\ 1.7 \\ 1.6 \\ 1.5 \\ 1.7 \\ 1.6 \\ 1.5 \\ 1.7 \\ 1.6 \\ 1.5 \\ 1.7 \\ 1.6 \\ 1.5 \\ 1.7 \\ 1.6 \\ 1.5 \\ 1.7 \\ 1.6 \\ 1.5 \\ 1.7 \\ 1.6 \\ 1.5 \\ 1.7 \\ 1.6 \\ 1.5 \\ 1.7 \\ 1.6 \\ 1.5 \\ 1.7 \\ 1.6 \\ 1.7 \\ 1.6 \\ 1.5 \\ 1.7 \\ 1.7 \\ 1.6 \\ 1.5 \\ 1.7 \\ 1$		C .2 FMU							C
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$		G = +2, SIVIPZ							C
Specified Operating Voltage Specified Operating Voltage Specified Operating Voltage Specified Operating Voltage Range Specified Operating Voltage Specified Operating Voltage Range Specified Opera		$G = +2$, $R_L = 150\Omega$, $V_{IN} = 0$							č
Disable Voltage									C
Control Pin Input Bias Current (DIS) V _{DIS} = 0, Each Channel 100 160 160 μA max POWER SUPPLY Specified Operating Voltage ±5 V typ Maximum Operating Voltage Range ±6 ±6 ±6 V max									A
POWER SUPPLY Specified Operating Voltage		V _{DIS} = 0. Each Channel							A
Maximum Operating Voltage Range ±6 ±6 V max	1 ,	טוט - , אפוי פויט	1				F-11-1		Ť
			±5						С
iviax Quiescent Current I Ve = ±5V I 12.8 I 13.4 I 13.6 I mA I max I		\/ \:5\/	40						A
Min Quiescent Current $V_S = \pm 5V$ 12 11.2 10.7 9.7 mA min									A
Power Supply Rejection Ratio ($-PSRR$) Input Referred 12 11.2 10.7 9.7 IIIA IIIIII Power Supply Rejection Ratio ($-PSRR$) Input Referred 58 52 50 49 dB min									A
TEMPERATURE RANGE		·							
Specification: U, N —40 to +85 — °C typ			-40 to +85				°C	typ	С
Thermal Resistance, $\theta_{\rm JA}$ Junction-to-Ambient Junction-to-Am		Junction-to-Ambient	125				°C \\\\	tvn	С
U SO-8 N SO-14 125 °C/W typ 100 °C/W typ									C

NOTES: (1) Test Levels: (A) 100% tested at 25°C. Over temperature limits by characterization and simulation. (B) Limits set by characterization and simulation. (C) Typical value only for information. (2) Junction temperature = ambient for 25°C guaranteed specifications. (3) Junction temperature = ambient at low temperature limit: junction temperature = ambient +23°C at high temperature limit for over temperature guaranteed specifications. (4) Current is considered positive out of node. V_{CM} is the input common-mode voltage. (5) Tested < 3dB below minimum specified CMR at ± CMIR limits.



SPECIFICATIONS: $V_S = +5V$

 R_F = 499 Ω , R_L = 100 Ω to $V_S/2$, G = +2, (Figure 2 for AC performance only), unless otherwise noted.

		OPA2681U, N						
		TYP	GUARANTEED]		
PARAMETER	CONDITIONS	+25°C	+25°C ⁽²⁾	0°C to 70°C ⁽³⁾	-40°C to +85°C ⁽³⁾	UNITS	MIN/ MAX	TEST LEVEL ^{(†}
AC PERFORMANCE (Figure 2)								
Small Signal Bandwidth (V _O = 0.5Vp-p)	$G = +1, R_F = 649\Omega$ $G = +2, R_F = 499\Omega$ $G = +5, R_F = 360\Omega$	250 225 180	180	140	110	MHz MHz MHz	typ min typ	C B C
Bandwidth for 0.1dB Gain Flatness Peaking at a Gain of +1 Large Signal Bandwidth	$G = +10, R_F = 200\Omega$ $G = +2, V_O < 0.5Vp-p$ $R_F = 649\Omega, V_O < 0.5Vp-p$ $G = +2, V_O = 2Vp-p$	165 100 0.4 200	50 2	45 4	45	MHz MHz dB MHz	typ min max min	C B B
Slew Rate Rise/Fall Time	G = +2, $2V$ Step $G = +2$, $V_O = 0.5V$ Step $G = +2$, $V_O = 2V$ Step	830 1.5 2.0	700	680	570	V/μs ns ns	min typ typ	B C C
Settling Time to 0.02% 0.1%	$G = +2$, $V_O = 2V$ Step $G = +2$, $V_O = 2V$ Step	14 9				ns ns	typ typ	C
Harmonic Distortion 2nd Harmonic 3rd Harmonic	$G = +2, f = 5MHz, V_O = 2Vp-p$ $R_L = 100\Omega \text{ to } V_S/2$ $R_L \ge 500\Omega \text{ to } V_S/2$ $R_1 = 100\Omega \text{ to } V_S/2$	-70 -72 -72	-68 -70 -65	-67 -70 -65	-63 -68 -62	dBc dBc dBc	max max max	B B B
Input Voltage Noise Non-Inverting Input Current Noise Inverting Input Current Noise	R _L ≥ 500Ω to V _S /2 f > 1MHz f > 1MHz f > 1MHz	-73 2.2 12 15	-68 3 14 18	–67 3.4 14 18	-67 3.6 15 19	dBc nV/√Hz pA/√Hz pA/√Hz	max max max max	B B B
DC PERFORMANCE ⁽⁴⁾ Open-Loop Transimpedance Gain (Z _{OL}) Input Offset Voltage	$V_O = V_S/2$, $R_L = 100\Omega$ to $V_S/2$ $V_{CM} = 2.5V$	100 ±1	60 ±5	53 ±6.0	51 ±7	kΩ mV	min	A
Average Offset Voltage Drift Non-Inverting Input Bias Current Average Non-Inverting Input Bias Currer Inverting Input Bias Current	$V_{CM} = 2.5V$ $V_{CM} = 2.5V$	+40 ±5	+65 ±20	+15 +75 -300 ±25	+20 +95 -350 ±35	μV/°C μA nA/°C μA	max max max max	B A B
Average Inverting Input Bias Current Dri				-125	_175	nA/°C	max	В
Least Positive Input Voltage ⁽⁵⁾ Most Positive Input Voltage ⁽⁵⁾ Common-Mode Rejection (CMR) Non-Inverting Input Impedance	V _{CM} = 2.5V	1.5 3.5 51 100 2	1.6 3.4 45	1.7 3.3 44	1.8 3.2 44	V V dB kΩ pF	max min min typ	A A A C
$\begin{array}{l} \mbox{Minimum Inverting Input Resistance } (R_{l}) \\ \mbox{Maximum Inverting Input Resistance } (R_{l}) \end{array}$	Open-Loop Open-Loop	45 45	32 65	30 67	29 74	Ω Ω	min max	A A
OUTPUT Most Positive Output Voltage	No Load R ₁ = 100Ω, 2.5V	4 3.9	3.8 3.7	3.7 3.6	3.5 3.4	V	min min	A A
Least Positive Output Voltage	No Load $R_L = 100\Omega$, 2.5V	1 1.1	1.2 1.3	1.3 1.4	1.5 1.6	V	max max	A A
Current Output, Sourcing Current Output, Sinking Closed-Loop Output Impedance	$V_O = V_S/2$ $V_O = V_S/2$ G = +2, $f = 100$ kHz	150 -110 0.03	110 -75	110 –70	60 -50	mA mA Ω	min min typ	A A C
DISABLE (Disable Low) (SO-14 only) Power Down Supply Current (+V _S) Disable Time Enable Time	$V_{\overline{DIS}} = 0$, Both Channels	-540 100 25				μA ns ns	typ typ typ	CCC
Off Isolation Output Capacitance in Disable Turn On Glitch Turn Off Glitch	G = +2, 5MHz $G = +2, R_L = 150\Omega, V_{IN} = V_S/2$ $G = +2, R_I = 150\Omega, V_{IN} = V_S/2$	65 4 ±50 ±20				dB pF mV mV	typ typ typ typ	0000
Enable Voltage Disable Voltage Control Pin Input Bias Current (DIS)	V _{DIS} = 0, Each Channel	3.3 1.8 100	3.5 1.7	3.6 1.6	3.7 1.5	V V μA	min max typ	A A C
POWER SUPPLY Specified Single Supply Operating Volta Maximum Single Supply Operating Volta Max Quiescent Current Min Quiescent Current Power Supply Rejection Ratio (-PSRR)		5 9.6 9.6 48	12 10.8 8.2	12 11 8.0	12 11 8.0	V V mA mA dB	typ max max min typ	C A A C
TEMPERATURE RANGE Specification: U, N Thermal Resistance, θ _{JA}		-40 to +85				°C	typ	С
U SO-8 N SO-14		125 100				°C/W °C/W	typ typ	C

NOTES: (1) Test Levels: (A) 100% tested at 25°C. Over temperature limits by characterization and simulation. (B) Limits set by characterization and simulation. (C) Typical value only for information. (2) Junction temperature = ambient for 25°C guaranteed specifications. (3) Junction temperature = ambient at low temperature limit: junction temperature = ambient +23°C at high temperature limit for over temperature guaranteed specifications. (4) Current is considered positive out of node. V_{CM} is the input common-mode voltage. (5) Tested < 3dB below minimum specified CMR at ±CMIR limits.



ABSOLUTE MAXIMUM RATINGS

Power Supply	±6.5VDC
Internal Power Dissipation ⁽¹⁾	
Differential Input Voltage	±1.2V
Input Voltage Range	
Storage Temperature Range: U, N	
Lead Temperature (soldering, 10s)	+300°C
Junction Temperature (T _J)	+175°C


NOTE: (1) Packages must be derated based on specified $\theta_{\rm JA}.$ Maximum $\rm T_{\rm J}$ must be observed.



Electrostatic discharge can cause damage ranging from performance degradation to complete device failure. Burr-Brown Corporation recommends that all integrated circuits be handled and stored using appropriate ESD protection methods.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet published specifications.

PIN CONFIGURATIONS




PACKAGE/ORDERING INFORMATION


PRODUCT	PACKAGE	PACKAGE DRAWING NUMBER ⁽¹⁾	SPECIFIED TEMPERATURE RANGE	PACKAGE MARKING	ORDERING NUMBER ⁽²⁾	TRANSPORT MEDIA
OPA2681U	SO-8 Surface Mount	182	-40°C to +85°C	OPA2681U	OPA2681U	Rails
"	"	"	"	"	OPA2681U/2K5	Tape and Reel
OPA2681N	SO-14 Surface Mount	235	–40°C to –85°C	OPA2681N	OPA2681N	Rails
"	"	"	"	"	OPA2681N/2K5	Tape and Reel


NOTES: (1) For detailed drawing and dimension table, please see end of data sheet. (2) Models with a slash (/) are available only as Tape and Reel in the quantity indicated after the slash (e.g. /2K5 indicates 2500 devices per reel). Ordering 2500 pieces of the OPA2681U/2K5 will get a single 2500-piece Tape and Reel.





TYPICAL PERFORMANCE CURVES: $V_S = \pm 5V$





















TYPICAL PERFORMANCE CURVES: $V_S = \pm 5V$ (Cont.)





















TYPICAL PERFORMANCE CURVES: $V_S = \pm 5V$ (Cont.)



















TYPICAL PERFORMANCE CURVES: $V_S = \pm 5V$ (Cont.)





















TYPICAL PERFORMANCE CURVES: V_S = +5V



















TYPICAL PERFORMANCE CURVES: V_S = +5V (Cont.)
















APPLICATIONS INFORMATION

WIDEBAND CURRENT FEEDBACK OPERATION

The OPA2681 gives the exceptional AC performance of a wideband current feedback op amp with a highly linear, high power output stage. Requiring only 6mA/ch. quiescent current, the OPA2681 will swing to within 1V of either supply rail and deliver in excess of 135mA guaranteed at room temperature. This low output headroom requirement, along with supply voltage independent biasing, gives remarkable single (+5V) supply operation. The OPA2681 will deliver greater than 200MHz bandwidth driving a 2Vp-p output into 100Ω on a single +5V supply. Previous boosted output stage amplifiers have typically suffered from very poor crossover distortion as the output current goes through zero. The OPA2681 achieves a comparable power gain with much better linearity. The primary advantage of a current feedback op amp over a voltage feedback op amp is that AC performance (bandwidth and distortion) is relatively independent of signal gain. For similar AC performance with improved DC accuracy, consider the high slew rate, unity gain stable, voltage feedback OPA2680.

Figure 1 shows the DC coupled, gain of +2, dual power supply circuit configuration used as the basis of the $\pm 5V$ Specifications and Typical Performance Curves. For test purposes, the input impedance is set to 50Ω with a resistor to ground and the output impedance is set to 50Ω with a series output resistor. Voltage swings reported in the specifications are taken directly at the input and output pins while load powers (dBm) are defined at a matched 50Ω load. For the circuit of Figure 1, the total effective load will be 100Ω || $804\Omega = 89\Omega$. The disable control line (\overline{DIS}) is typically left open (SO-14 only) to guarantee normal amplifier operation. One optional component is included in Figure 1. In addition to the usual power supply de-coupling capacitors to ground, a $0.1\mu F$ capacitor is included between the two power supply

FIGURE 1. DC-Coupled, G = +2, Bipolar Supply, Specification and Test Circuit.

pins. In practical PC board layouts, this optional added capacitor will typically improve the 2nd harmonic distortion performance by 3dB to 6dB.

Figure 2 shows the AC coupled, gain of +2, single supply circuit configuration used as the basis of the +5V Specifications and Typical Performance Curves. Though not a "railto-rail" design, the OPA2681 requires minimal input and output voltage headroom compared to other very wideband current feedback op amps. It will deliver a 3Vp-p output swing on a single +5V supply with greater than 150MHz bandwidth. The key requirement of broadband single supply operation is to maintain input and output signal swings within the usable voltage ranges at both the input and the output. The circuit of Figure 2 establishes an input midpoint bias using a simple resistive divider from the +5V supply (two 806Ω resistors). The input signal is then AC coupled into this midpoint voltage bias. The input voltage can swing to within 1.5V of either supply pin, giving a 2Vp-p input signal range centered between the supply pins. The input impedance matching resistor (57.6 Ω) used for testing is adjusted to give a 50Ω input match when the parallel combination of the biasing divider network is included. The gain resistor (R_G) is AC coupled, giving the circuit a DC gain of +1—which puts the input DC bias voltage (2.5V) on the output as well. The feedback resistor value has been adjusted from the bipolar supply condition to re-optimize for a flat frequency response in +5V, gain of +2, operation (see Setting Resistor Values to Optimize Bandwidth). Again, on a single +5V supply, the output voltage can swing to within 1V of either supply pin while delivering more than 75mA output current. A demanding 100Ω load to a midpoint bias is used in this characterization circuit. The new output stage used in the OPA2681 can deliver large bipolar output currents into this midpoint load with minimal crossover distortion, as shown by the +5V supply, 3rd harmonic distortion plots.




FIGURE 2. AC-Coupled, G = +2, Single Supply Specification and Test Circuit.



SINGLE SUPPLY DIFFERENTIAL A/D CONVERTER DRIVER

Figure 3 shows a gain of +10 Diff. In/Diff. Out single supply ADC driver. Using a dual amplifier like the OPA2681 helps reducing the necessary board space, as it also reduces the amount of required supply bypassing components. From a signal point of view, dual amplifiers provide excellent performance matching, e.g., gain and phase matching. The differential ADC driver circuit shown in Figure 3 takes advantage of this fact. A transformer converts the singleended input signal into a low level differential signal which is applied to the high impedance non-inverting inputs of each of the two amplifiers in the OPA2681. Resistor R_G between the inverting inputs controls the ac-gain of this circuit according to equation $G = 1 + 2R_F/R_G$. With the resistor values shown the AC-gain is set to 10. Adding a capacitor $(0.1\mu F)$ in series with R_G blocks the dc-path giving a DC gain of +1 for the common-mode voltage. This allows, in a very simple way, to apply the required DC bias voltage of +2.5V to the inputs of the amplifiers, which will also appear at their outputs. Like the OPA2681 the A/D converter ADS823 operates on a single +5V supply. Its internal common-mode voltage is typically +2.5V which equals the required bias voltage for the OPA2681. Connecting two resistors between the top-reference (REFT = +3.5V) and bottom reference (REFB = +1.5V) develop a +2.5V voltage level at their midpoint. Applying that to the center tap of the transformer biases amplifiers appropriately. Sufficient bypassing at the center tap must be provided to keep this point at a solid AC ground. Resistors R_S isolate the op amp output from the capacitive input of the converter, as well as forming a first order low-pass filter with capacitor C_I to attenuate some of the wideband noise. This interface will provide > 150MHz full scale input bandwidth to the ADS823.

WIDEBAND VIDEO MULTIPLEXING

One common application for video speed amplifiers which include a disable pin is to wire multiple amplifier outputs together, then select which one of several possible video inputs to source onto a single line. This simple "Wired-OR Video Multiplexer" can be easily implemented using the OPA2681N as shown in Figure 4.

Typically, channel switching is performed either on sync or retrace time in the video signal. The two inputs are approximately equal at this time. The "make-before-break" disable characteristic of the OPA2681 ensures that there is always one amplifier controlling the line when using a wired-OR circuit like that shown in Figure 4. Since both inputs may be on for a short period during the transition between channels, the outputs are combined through the output impedance matching resistors (82.5 Ω in this case). When one channel is disabled, its feedback network forms part of the output impedance and slightly attenuates the signal in getting out onto the cable. The gain and output matching resistor have been slightly increased to get a signal gain of +1 at the matched load and provide a 75Ω output impedance to the cable. The video multiplexer connection (Figure 4) also insures that the maximum differential voltage across the inputs of the unselected channel do not exceed the rated ±1.2V maximum for standard video signal levels.

The section on Disable Operation shows the turn-on and turn-off switching glitches using a grounded input for a single channel is typically less than $\pm 50 \text{mV}$. Where two outputs are switched (as shown in Figure 4), the output line is always under the control of one amplifier or the other due to the "make-before-break" disable timing. In this case, the switching glitches for two 0V inputs drop to < 20 mV.




FIGURE 3. Wideband, Single Supply, Differential ADC Driver.






FIGURE 4. Two-Channel Video Multiplexer.




FIGURE 5. Buffered, Single Supply Active Filter.

HIGH SPEED ACTIVE FILTERS

Wideband current feedback op amps make ideal elements for implementing high speed active filters where the amplifier is used as fixed gain block inside a passive RC circuit network. Their relatively constant bandwidth vs gain, provides low interaction between the actual filter poles and the required gain for the amplifier. Figure 5 shows an example single-supply buffered filter application. In this case, one of the OPA2681 channels is used to set-up the DC operating

point and provide impedance isolation from the signal source into the 2nd stage filter. That stage is set up to implement a 20MHz maximally flat Butterworth frequency response and provide an AC gain of +4.

The 51Ω input matching resistor is optional in this case. The input signal is AC coupled to the 2.5V DC reference voltage developed through the resistor divider from the +5V power supply. This first stage acts as a gain of +1 voltage buffer for the signal where the 600Ω feedback resistor is required for



stability. This first stage easily drives the low input resistors required at the input of this high frequency filter. The 2nd stage is set for a DC gain of +1—carrying the 2.5V operating point through to the output pin, and an AC gain of +4. The feedback resistor has been adjusted to optimize bandwidth for the amplifier itself. As the single-supply frequency response plots show, the OPA2681 in this configuration will give > 200MHz small signal bandwidth. The capacitor values were chosen as low as possible but adequate to swamp out the parasitic input capacitance of the amplifier. The resistor values were slightly adjusted to give the desired filter frequency response while accounting for the approximate 1ns propagation delay through each channel of the OPA2681.

HIGH POWER TWISTED PAIR DRIVER

A very demanding application for a high-speed amplifier is to drive a low load impedance while maintaining a high output voltage swing to high frequencies. Using the dual current feedback op amp OPA2681, a 15Vp-p output signal swing into a twisted-pair line with a typical impedance of 100Ω can be realized. Configured as shown in the front page the two amplifiers of the OPA2681 drive the output transformer in a push-pull configuration thus doubling the peak-to-peak signal swing at each op amp's output to 15Vp-p. The transformer has a turns ratio of 2. In order to provide a matched source, this requires a 25Ω source impedance (R_s), for the primary side, given the transformer equation $n^2 = R_L/R_S$. Dividing this impedance equally between the outputs requires a series termination matching resistor at each output of 12.4 Ω . Taking the total resistive load of 25Ω (for the differential output signal) and drawing a load line on the Output Voltage and Current Limitations plot it can be seen a 1.5V headroom is required at the positive peak current of 150mA, while a 2.5V headroom is required at the negative peak current of 150mA. The full 7.5Vp-p out of each amplifier is achieved on a single +12V supply by shifting the DC operating point positive 0.5V to 6.5V—as shown on the front page ADSL upstream driver.

Line driver applications usually have a high demand for transmitting the signal with low distortion. Current-feedback amplifiers like the OPA2681 are ideal for delivering low distortion performance to higher gains. The example shown is set for a differential gain of 7.5. This circuit can deliver the maximum 15Vp-p signal with over 60 MHz bandwidth.

WIDEBAND (160MHz) INSTRUMENTATION AMPLIFIER

As discussed previously, the current feedback topology of the OPA2681 provides a nearly constant bandwidth as signal gain is increased. The three op amp wideband instrumentation amplifier depicted in Figure 6 takes advantage of this, achieving a differential bandwidth of 160MHz. The signal is applied to the high-impedance non-inverting inputs of the OPA2681. The differential gain is set by $(1 + 2R_{\rm F}/R_{\rm G})$ — which equal to 5 using the values shown in Figure 6. The feedback resistors, $R_{\rm F}$, are optimized at this particular gain. Gain adjustments can be made by adjusting $R_{\rm G}$. The differential gain adjustments can be made by adjusting $R_{\rm G}$.

ential to single-ended conversion is performed by voltage feedback amplifier OPA680 configured as a standard difference amplifier. To maintain good distortion performance for the OPA2681, the loading at each amplifier output has been matched by setting R3 + R4 = R1, rather than using the same resistor values within the difference amplifier.




FIGURE 6. Wideband, 3-Op Amp Instrumentation Diff. Amp.

DESIGN-IN TOOLS

DEMONSTRATION BOARDS

Several PC boards are available to assist in the initial evaluation of circuit performance using the OPA2681 in its 2 package styles. Both of these are available free as an unpopulated PC board delivered with descriptive documentation. The summary information for these boards is shown in the table below.

PRODUCT	PACKAGE	DEMO BOARD NUMBER	ORDERING NUMBER
OPA2681U	8-Pin SO-8	DEM-OPA268xU	MKT-352
OPA2681N	14-Pin SO-14	DEM-OPA268xN	MKT-353

Contact the TI applications support line to request any of these boards.

MACROMODELS AND APPLICATIONS SUPPORT

Computer simulation of circuit performance using SPICE is often useful when analyzing the performance of analog circuits and systems. This is particularly true for Video and RF amplifier circuits where parasitic capacitance and inductance can have a major effect on circuit performance. A SPICE model for the OPA2681 is available through either the TI web site (www.ti.com) or as one model on a disk from the TI Applications department (1-800-548-6132). The Application department is also available for design assistance at this number. These models do a good job of predicting small signal AC and transient performance under a wide variety of



operating conditions. They do not do as well in predicting the harmonic distortion or dG/dP characteristics. These models do not attempt to distinguish between the package types in their small signal AC performance, nor do they attempt to simulate channel-to-channel coupling.

OPERATING SUGGESTIONS

SETTING RESISTOR VALUES TO OPTIMIZE BANDWIDTH

A current feedback op amp like the OPA2681 can hold an almost constant bandwidth over signal gain settings with the proper adjustment of the external resistor values. This is shown in the Typical Performance Curves; the small signal bandwidth decreases only slightly with increasing gain. Those curves also show that the feedback resistor has been changed for each gain setting. The resistor "values" on the inverting side of the circuit for a current feedback op amp can be treated as frequency response compensation elements while their "ratios" set the signal gain. Figure 7 shows the small signal frequency response analysis circuit for the OPA2681.

The key elements of this current feedback op amp model are:




FIGURE 7. Current Feedback Transfer Function Analysis Circuit.

 $\alpha \rightarrow$ Buffer gain from the non-inverting input to the inverting input

 $R_I \rightarrow Buffer$ output impedance

 $i_{ERR} \rightarrow Feedback$ error current signal

 $Z(s) \to Frequency$ dependent open loop transimpedance gain from $i_{ERR}\;$ to V_O

The buffer gain is typically very close to 1.00 and is normally neglected from signal gain considerations. It will, however set the CMRR for a single op amp differential amplifier configuration. For a buffer gain $\alpha < 1.0$, the CMRR = -20 x log $(1-\alpha)$ dB.

 $R_{\rm I}$, the buffer output impedance, is a critical portion of the bandwidth control equation. The OPA2681 is typically about 45 Ω .

A current feedback op amp senses an error current in the inverting node (as opposed to a differential input error voltage for a voltage feedback op amp) and passes this on to the output through an internal frequency dependent transimpedance gain. The Typical Performance Curves show this open loop transimpedance response. This is analogous to the open loop voltage gain curve for a voltage feedback op amp. Developing the transfer function for the circuit of Figure 7 gives Equation 1:

$$\frac{V_{O}}{V_{I}} = \frac{\alpha \left(1 + \frac{R_{F}}{R_{G}}\right)}{\frac{R_{F} + R_{I}\left(1 + \frac{R_{F}}{R_{G}}\right)}{Z_{(S)}}} = \frac{\alpha NG}{1 + \frac{R_{F} + R_{I} NG}{Z_{(S)}}} \left[NG = \left(1 + \frac{R_{F}}{R_{G}}\right)\right]$$

This is written in a loop gain analysis format where the errors arising from a non-infinite open loop gain are shown in the denominator. If Z(s) were infinite over all frequencies, the denominator of Equation 1 would reduce to 1 and the ideal desired signal gain shown in the numerator would be achieved. The fraction in the denominator of Equation 1 determines the frequency response. Equation 2 shows this as the loop gain equation:

$$\frac{Z_{(S)}}{R_F + R_I NG} = \text{Loop Gain}$$
 Eq. 2

If $20 \times \log (R_F + NG \times R_I)$ were drawn on top of the open loop transimpedance plot, the difference between the two would be the loop gain at a given frequency. Eventually, Z(s) rolls off to equal the denominator of Equation 2 at which point the loop gain has reduced to 1 (and the curves have intersected). This point of equality is where the amplifier's closed loop frequency response given by Equation 1 will start to roll off, and is exactly analogous to the frequency at which the noise gain equals the open loop voltage gain for a voltage feedback op amp. The difference here is that the total impedance in the denominator of Equation 2 may be controlled somewhat separately from the desired signal gain (or NG).

The OPA2681 is internally compensated to give a maximally flat frequency response for $R_F=402\Omega$ at NG=2 on $\pm 5 V$ supplies. Evaluating the denominator of Equation 2 (which is the feedback transimpedance) gives an optimal target of $492\Omega.$ As the signal gain changes, the contribution of the NG x R_I term in the feedback transimpedance will change, but the total can be held constant by adjusting $R_F.$ Equation 3 gives an approximate equation for optimum R_F over signal gain:

$$R_{\rm F} = 492\Omega - \text{NG R}_{\rm I}$$
 Eq. 3

As the desired signal gain increases, this equation will eventually predict a negative $R_{\rm F}$. A somewhat subjective limit to this adjustment can also be set by holding $R_{\rm G}$ to a



minimum value of 20Ω . Lower values will load both the buffer stage at the input and the output stage if R_F gets too low—actually decreasing the bandwidth. Figure 8 shows the recommended R_F vs NG for both $\pm 5V$ and a single +5V operation. The values for R_F vs Gain shown here are approximately equal to the values used to generate the Typical Performance Curves. They differ in that the optimized values used in the Typical Performance Curves are also correcting for board parasitics not considered in the simplified analysis leading to Equation 3. The values shown in Figure 8 give a good starting point for design where bandwidth optimization is desired.




FIGURE 8. Recommended Feedback Resistor vs Noise Gain.

The total impedance going into the inverting input may be used to adjust the closed loop signal bandwidth. Inserting a series resistor between the inverting input and the summing junction will increase the feedback impedance (denominator of Equation 2), decreasing the bandwidth. The internal buffer output impedance for the OPA2681 is slightly influenced by the source impedance looking out of the non-inverting input terminal. High source resistors will have the effect of increasing $R_{\rm I}$, decreasing the bandwidth. For those single supply applications which develop a midpoint bias at the non-inverting input through high valued resistors, the decoupling capacitor is essential for power supply ripple rejection, non-inverting input noise current shunting, and to minimize the high frequency value for $R_{\rm I}$ in Figure 7.

INVERTING AMPLIFIER OPERATION

Since the OPA2681 is a general purpose, wideband current feedback op amp, most of the familiar op amp application circuits are available to the designer. Those dual op amp applications that require considerable flexibility in the feedback element (e.g. integrators, transimpedance, some filters) should consider the unity gain stable voltage feedback OPA2680, since the feedback resistor is the compensation element for a current feedback op amp. Wideband inverting operation (and especially summing) is particularly suited to

the OPA2681. Figure 9 shows a typical inverting configuration where the I/O impedances and signal gain from Figure 1 are retained in an inverting circuit configuration.




FIGURE 9. Inverting Gain of -2 with Impedance Matching.

In the inverting configuration, two key design considerations must be noted. The first is that the gain resistor (R_G) becomes part of the signal channel input impedance. If input impedance matching is desired (which is beneficial whenever the signal is coupled through a cable, twisted pair, long PC board trace or other transmission line conductor), it is normally necessary to add an additional matching resistor to ground. R_G by itself is normally not set to the required input impedance since its value, along with the desired gain, will determine an R_F which may be non-optimal from a frequency response standpoint. The total input impedance for the source becomes the parallel combination of R_G and R_M .

The second major consideration, touched on in the previous paragraph, is that the signal source impedance becomes part of the noise gain equation and will have slight effect on the bandwidth through Equation 1. The values shown in Figure 9 have accounted for this by slightly decreasing R_F (from Figure 1) to re-optimize the bandwidth for the noise gain of Figure 9 (NG = 2.74). In the example of Figure 9, the R_M value combines in parallel with the external 50Ω source impedance, yielding an effective driving impedance of $50\Omega \parallel 68\Omega = 28.8\Omega$. This impedance is added in series with R_G for calculating the noise gain—which gives NG = 2.74. This value, along with the R_F of Figure 8 and the inverting input impedance of 45Ω , are inserted into Equation 3 to get a feedback transimpedance nearly equal to the 492Ω optimum value.

Note that the non-inverting input in this bipolar supply inverting application is connected directly to ground. It is often suggested that an additional resistor be connected to ground on the non-inverting input to achieve bias current error cancellation at the output. The input bias currents for a current feedback op amp are not generally matched in either magnitude or polarity. Connecting a resistor to ground on the non-inverting input of the OPA2681 in the circuit of



Figure 9 will actually provide additional gain for that input's bias and noise currents, but will not decrease the output DC error since the input bias currents are not matched.

OUTPUT CURRENT AND VOLTAGE

The OPA2681 provides output voltage and current capabilities that are unsurpassed in a low cost dual monolithic op amp. Under no-load conditions at 25°C, the output voltage typically swings closer than 1V to either supply rail; the guaranteed swing limit is within 1.2V of either rail. Into a 15Ω load (the minimum tested load), it is guaranteed to deliver more than ± 135 mA.

The specifications described above, though familiar in the industry, consider voltage and current limits separately. In many applications, it is the voltage x current, or V-I product, which is more relevant to circuit operation. Refer to the "Output Voltage and Current Limitations" plot in the Typical Performance Curves. The X and Y axes of this graph show the zero-voltage output current limit and the zerocurrent output voltage limit, respectively. The four quadrants give a more detailed view of the OPA2681's output drive capabilities, noting that the graph is bounded by a "Safe Operating Area" of 1W maximum internal power dissipation (in this case for 1 channel only). Superimposing resistor load lines onto the plot shows that the OPA2681 can drive ± 2.5 V into 25 Ω or ± 3.5 V into 50 Ω without exceeding the output capabilities or the 1W dissipation limit. A 100Ω load line (the standard test circuit load) shows the full ±3.9V output swing capability, as shown in the Typical Specifications.

The minimum specified output voltage and current over temperature are set by worst-case simulations at the cold temperature extreme. Only at cold startup will the output current and voltage decrease to the numbers shown in the guaranteed tables. As the output transistors deliver power, their junction temperatures will increase, decreasing their V_{BE} 's (increasing the available output voltage swing) and increasing their current gains (increasing the available output current). In steady state operation, the available output voltage and current will always be greater than that shown in the over-temperature specifications since the output stage junction temperatures will be higher than the minimum specified operating ambient.

To maintain maximum output stage linearity, no output short circuit protection is provided. This will not normally be a problem since most applications include a series matching resistor at the output that will limit the internal power dissipation if the output side of this resistor is shorted to ground. However, shorting the output pin directly to the adjacent positive power supply pin (8 pin package) will, in most cases, destroy the amplifier. If additional short circuit protection is required, consider a small series resistor in the power supply leads. This will, under heavy output loads, reduce the available output voltage swing. A 5Ω series resistor in each power supply lead will limit the internal power dissipation to less than 1W for an output short circuit while decreasing the available output voltage swing only 0.5V for up to 100mA desired load currents. Always place

the 0.1uF power supply decoupling capacitors after these supply current limiting resistors directly on the supply pins.

DRIVING CAPACITIVE LOADS

One of the most demanding and yet very common load conditions for an op amp is capacitive loading. Often, the capacitive load is the input of an A/D converter—including additional external capacitance which may be recommended to improve A/D linearity. A high speed, high open-loop gain amplifier like the OPA2681 can be very susceptible to decreased stability and closed-loop response peaking when a capacitive load is placed directly on the output pin. When the amplifier's open loop output resistance is considered, this capacitive load introduces an additional pole in the signal path that can decrease the phase margin. Several external solutions to this problem have been suggested. When the primary considerations are frequency response flatness, pulse response fidelity and/or distortion, the simplest and most effective solution is to isolate the capacitive load from the feedback loop by inserting a series isolation resistor between the amplifier output and the capacitive This does not eliminate the pole from the loop response, but rather shifts it and adds a zero at a higher frequency. The additional zero acts to cancel the phase lag from the capacitive load pole, thus increasing the phase margin and improving stability.

The Typical Performance Curves show the recommended R_S vs Capacitive Load and the resulting frequency response at the load. Parasitic capacitive loads greater than 2pF can begin to degrade the performance of the OPA2681. Long PC board traces, unmatched cables, and connections to multiple devices can easily cause this value to be exceeded. Always consider this effect carefully, and add the recommended series resistor as close as possible to the OPA2681 output pin (see Board Layout Guidelines).

DISTORTION PERFORMANCE

The OPA2681 provides good distortion performance into a 100Ω load on $\pm 5 V$ supplies. Relative to alternative solutions, it provides exceptional performance into lighter loads and/or operating on a single +5 V supply. Generally, until the fundamental signal reaches very high frequency or power levels, the 2nd harmonic will dominate the distortion with a negligible 3rd harmonic component. Focusing then on the 2nd harmonic, increasing the load impedance improves distortion directly. Remember that the total load includes the feedback network—in the non-inverting configuration (Figure 1) this is the sum of $R_F + R_G$, while in the inverting configuration it is just R_F . Also, providing an additional supply de-coupling capacitor $(0.1 \mu F)$ between the supply pins (for bipolar operation) improves the 2nd order distortion slightly (3 to 6dB).

In most op amps, increasing the output voltage swing increases harmonic distortion directly. The Typical Performance Curves show the 2nd harmonic increasing at a little less than the expected 2X rate while the 3rd harmonic increases at a little less than the expected 3X rate. Where the test power doubles, the difference between it and the 2nd



harmonic decreases less than the expected 6dB while the difference between it and the 3rd decreases by less than the expected 12dB. This also shows up in the 2-tone 3rd order intermodulation spurious (IM3) response curves. The 3rd order spurious levels are extremely low at low output power levels. The output stage continues to hold them low even as the fundamental power reaches very high levels. As the Typical Performance Curves show, the spurious intermodulation powers do not increase as predicted by a traditional intercept model. As the fundamental power level increases, the dynamic range does not decrease significantly. For 2 tones centered at 20MHz, with 10dBm/tone into a matched 50Ω load (i.e. 2Vp-p for each tone at the load, which requires 8Vp-p for the overall 2-tone envelope at the output pin), the Typical Performance Curves show 62dBc difference between the test tone power and the 3rd order intermodulation spurious levels. This exceptional performance improves further when operating at lower frequencies.

NOISE PERFORMANCE

Wideband current feedback op amps generally have a higher output noise than comparable voltage feedback op amps. The OPA2681 offers an excellent balance between voltage and current noise terms to achieve low output noise. The inverting current noise (15pA/\dag{Hz}) is significantly lower than earlier solutions while the input voltage noise (2.2 nV/VHz) is lower than most unity gain stable, wideband, voltage feedback op amps. This low input voltage noise was achieved at the price of higher non-inverting input current noise (12pA/ $\sqrt{\text{Hz}}$). As long as the AC source impedance looking out of the non-inverting node is less than 100Ω , this current noise will not contribute significantly to the total output noise. The op amp input voltage noise and the two input current noise terms combine to give low output noise under a wide variety of operating conditions. Figure 10 shows the op amp noise analysis model with all the noise terms included. In this model, all noise terms are taken to be noise voltage or current density terms in either nV/\sqrt{Hz} or pA/\sqrt{Hz} .

The total output spot noise voltage can be computed as the square root of the sum of all squared output noise voltage contributors. Equation 4 shows the general form for the output noise voltage using the terms shown in Figure 10.

$$E_{O} = \sqrt{(E_{NI}^{2} + (I_{BN}R_{S})^{2} + 4kTR_{S})NG^{2} + (I_{BI}R_{F})^{2} + 4kTR_{F}NG}$$

Dividing this expression by the noise gain (NG = $(1+R_F/R_G)$) will give the equivalent input referred spot noise voltage at the non-inverting input as shown in Equation 5.

$$E_{N} = \sqrt{E_{NI}^{2} + (I_{BN}R_{S})^{2} + 4kTR_{S} + (\frac{I_{BI}R_{F}}{NG})^{2} + \frac{4kTR_{F}}{NG}}$$

Evaluating these two equations for the OPA2681 circuit and component values shown in Figure 1 will give a total output spot noise voltage of $8.4 \text{nV}/\sqrt{\text{Hz}}$ and a total equivalent input spot noise voltage of $4.2 \text{nV}/\sqrt{\text{Hz}}$. This total input referred spot noise voltage is higher than the $2.2 \text{nV}/\sqrt{\text{Hz}}$ specification for the op amp voltage noise alone. This reflects the noise added to the output by the inverting current noise times the feedback resistor. If the feedback resistor is reduced in high gain configurations (as suggested previously), the total input referred voltage noise given by Equation 5 will approach just the $2.2 \text{nV}/\sqrt{\text{Hz}}$ of the op amp itself. For example, going to a gain of +10 using $R_F = 180\Omega$ will give a total input referred noise of $2.4 \text{nV}/\sqrt{\text{Hz}}$.




FIGURE 10. Op Amp Noise Analysis Model.

DC ACCURACY AND OFFSET CONTROL

A current feedback op amp like the OPA2681 provides exceptional bandwidth in high gains, giving fast pulse settling but only moderate DC accuracy. The Typical Specifications show an input offset voltage comparable to high speed voltage feedback amplifiers. However, the two input bias currents are somewhat higher and are unmatched. Whereas bias current cancellation techniques are very effective with most voltage feedback op amps, they do not generally reduce the output DC offset for wideband current feedback op amps. Since the two input bias currents are unrelated in both magnitude and polarity, matching the source impedance looking out of each input to reduce their error contribution to the output is ineffective. Evaluating the configuration of Figure 1, using worst case +25°C input offset voltage and the two input bias currents, gives a worst case output offset range equal to:

$$\begin{array}{l} \pm \; (NG \; \text{X} \; V_{OS(MAX)}) \; + \; (I_{BN} \; \text{X} \; R_S/2 \; \text{x} \; NG) \; \pm \; (I_{BI} \; \text{X} \; R_F) \\ \text{where} \; NG = \; \text{non-inverting signal gain} \\ = \; \pm \; (2 \; \text{X} \; 5.0 \text{mV}) \; + \; (55 \text{uA} \; \text{X} \; 25 \Omega \; \text{X} \; 2) \; \pm \; (402 \Omega \; \text{X} \; 40 \mu \text{A}) \\ = \; \pm 10 \text{mV} \; + \; 2.75 \text{mV} \; \pm \; 16 \text{mV} \\ = \; -23.25 \text{mV} \; \rightarrow \; +28.25 \text{mV} \end{array}$$



DISABLE OPERATION (SO-14 ONLY)

The OPA2681N provides an optional disable feature that may be used either to reduce system power or to implement a simple channel multiplexing operation. If the $\overline{\text{DIS}}$ control pin is left unconnected, the OPA2681N will operate normally. To disable, the control pin must be asserted low. Figure 11 shows a simplified internal circuit for the disable control feature.




FIGURE 11. Simplified Disable Control Circuit, Each Channel.

In normal operation, base current to Q1 is provided through the $110k\Omega$ resistor while the emitter current through the $15k\Omega$ resistor sets up a voltage drop that is inadequate to turn on the two diodes in Q1's emitter. As $V_{\overline{DIS}}$ is pulled low, additional current is pulled through the $15k\Omega$ resistor eventually turning on these two diodes ($\approx 100uA$). At this point, any further current pulled out of $V_{\overline{DIS}}$ goes through those diodes holding the emitter-base voltage of Q1 at approximately zero volts. This shuts off the collector current out of Q1, turning the amplifier off. The supply current in the disable mode are only those required to operate the circuit of Figure 11. Additional circuitry ensures that turn-on time occurs faster than turn-off time (make-before-break).

When disabled, the output and input nodes go to a high impedance state. If the OPA2681 is operating in a gain of +1, this will show a very high impedance (4pF \parallel 1M Ω) at the output and exceptional signal isolation. If operating at a gain greater than +1, the total feedback network resistance (R_F+R_G) will appear as the impedance looking back into the output, but the circuit will still show very high forward and reverse isolation. If configured as an inverting amplifier, the input and output will be connected through the feedback network resistance (R_F+R_G) giving relatively poor input to output isolation.

One key parameter in disable operation is the output glitch when switching in and out of the disabled mode. Figure 12 shows these glitches for the circuit of Figure 1 with the input signal set to zero volts. The glitch waveform at the output pin is plotted along with the $\overline{\rm DIS}$ pin voltage.

The transition edge rate (dv/dt) of the \overline{DIS} control line will influence this glitch. For the plot of Figure 12, the edge rate was reduced until no further reduction in glitch amplitude was observed. This approximately 1V/ns maximum slew rate may be achieved by adding a simple RC filter into the $V_{\overline{DIS}}$ pin from a higher speed logic line. If extremely fast transition logic is used, a $2k\Omega$ series resistor between the logic gate and the $V_{\overline{DIS}}$ input pin will provide adequate bandlimiting using just the parasitic input capacitance on the $V_{\overline{DIS}}$ pin while still ensuring adequate logic level swing.




FIGURE 12. Disable/Enable Glitch.

THERMAL ANALYSIS

Due to the high output power capability of the OPA2681, heatsinking or forced airflow may be required under extreme operating conditions. Maximum desired junction temperature will set the maximum allowed internal power dissipation as described below. In no case should the maximum junction temperature be allowed to exceed 175°C. Operating junction temperature (T_J) is given by $T_A + P_D \cdot \theta_{JA}$. The total internal power dissipation (PD) is the sum of quiescent power (PDO) and additional power dissipation in the output stage (P_{DL}) to deliver load power. Quiescent power is simply the specified no-load supply current times the total supply voltage across the part. PDI will depend on the required output signal and load but would, for a grounded resistive load, be at a maximum when the output is fixed at a voltage equal to 1/2 of either supply voltage (for equal bipolar supplies). Under this condition, $P_{DL} = V_S^2/(4 \cdot R_L)$ where R_L includes feedback network loading.

Note that it is the power in the output stage and not into the load that determines internal power dissipation.

As a worst-case example, compute the maximum T_J using an OPA2681 SO-8 in the circuit of Figure 1 operating at the maximum specified ambient temperature of +85°C with both outputs driving a grounded 20Ω load to +2.5V.

$$P_D = 10V \cdot 14.4 \text{mA} + 2 \cdot [52/(4 \cdot (20\Omega \parallel 804\Omega))] = 785 \text{mW}$$

Maximum $T_J = +85^{\circ}\text{C} + (0.79 \cdot 125^{\circ}\text{C/W}) = 184^{\circ}\text{C}$

This absolute worst case condition exceeds specified maximum junction temperature. Normally this extreme case will not be encountered. Careful attention to internal power dissipation is required.



BOARD LAYOUT GUIDELINES

Achieving optimum performance with a high frequency amplifier like the OPA2681 requires careful attention to board layout parasitics and external component types. Recommendations that will optimize performance include:

- a) Minimize parasitic capacitance to any AC ground for all of the signal I/O pins. Parasitic capacitance on the output and inverting input pins can cause instability: on the non-inverting input, it can react with the source impedance to cause unintentional bandlimiting.. To reduce unwanted capacitance, a window around the signal I/O pins should be opened in all of the ground and power planes around those pins. Otherwise, ground and power planes should be unbroken elsewhere on the board.
- b) Minimize the distance (< 0.25") from the power supply pins to high frequency 0.1uF decoupling capacitors. At the device pins, the ground and power plane layout should not be in close proximity to the signal I/O pins. Avoid narrow power and ground traces to minimize inductance between the pins and the decoupling capacitors. The power supply connections (on pins 4 and 7) should always be decoupled with these capacitors. An optional supply de-coupling capacitor across the two power supplies (for bipolar operation) will improve 2nd harmonic distortion performance. Larger (2.2uF to 6.8uF) decoupling capacitors, effective at lower frequency, should also be used on the main supply pins. These may be placed somewhat farther from the device and may be shared among several devices in the same area of the PC board.
- c) Careful selection and placement of external components will preserve the high frequency performance of the OPA2681. Resistors should be a very low reactance type. Surface mount resistors work best and allow a tighter overall layout. Metal film and carbon composition axially leaded resistors can also provide good high frequency performance. Again, keep their leads and PC board trace length as short as possible. Never use wirewound type resistors in a high frequency application. Since the output pin and inverting input pin are the most sensitive to parasitic capacitance, always position the feedback and series output resistor, if any, as close as possible to the output pin. Other network components, such as non-inverting input termination resistors, should also be placed close to the package. Where double side component mounting is allowed, place the feedback resistor directly under the package on the other side of the board between the output and inverting input pins. The frequency response is primarily determined by the feedback resistor value as described previously. Increasing its value will reduce the bandwidth, while decreasing it will give a more peaked frequency response. The 402Ω feedback resistor used in the typical performance specifications at a gain of +2 on ±5V supplies is a good starting point for design. Note that a 453Ω feedback resistor, rather than a direct short, is recommended for the unity gain follower application. A current feedback op amp requires a feedback resistor even in the unity gain follower configuration to control stability.
- d) Connections to other wideband devices on the board may be made with short direct traces or through on-board transmission lines. For short connections, consider the trace and the input to the next device as a lumped capacitive load. Relatively wide traces (50 to 100mils) should be used, preferably with ground and power planes opened up around them. Estimate the total capacitive load and set R_s from the plot of recommended R_S vs Capacitive Load. Low parasitic capacitive loads (< 5pF) may not need an R_S since the OPA2681 is nominally compensated to operate with a 2pF parasitic load. If a long trace is required, and the 6dB signal loss intrinsic to a doubly terminated transmission line is acceptable, implement a matched impedance transmission line using microstrip or stripline techniques (consult an ECL design handbook for microstrip and stripline layout techniques). A 50Ω environment is normally not necessary on board, and in fact a higher impedance environment will improve distortion as shown in the Distortion vs Load plots. With a characteristic board trace impedance defined based on board material and trace dimensions, a matching series resistor into the trace from the output of the OPA2681 is used as well as a terminating shunt resistor at the input of the destination device. Remember also that the terminating impedance will be the parallel combination of the shunt resistor and the input impedance of the destination device: this total effective impedance should be set to match the trace impedance. The high output voltage and current capability of the OPA2681 allows multiple destination devices to be handled as separate transmission lines, each with their own series and shunt terminations. If the 6dB attenuation of a doubly terminated transmission line is unacceptable, a long trace can be series-terminated at the source end only. Treat the trace as a capacitive load in this case and set the series resistor value as shown in the plot of R_S vs Capacitive Load. This will not preserve signal integrity as well as a doubly terminated line. If the input impedance of the destination device is low, there will be some signal attenuation due to the voltage divider formed by the series output into the terminating impedance.
- e) Socketing a high speed part like the OPA2681 is not recommended. The additional lead length and pin-to-pin capacitance introduced by the socket can create an extremely troublesome parasitic network which can make it almost impossible to achieve a smooth, stable frequency response. Best results are obtained by soldering the OPA2681 onto the board.

INPUT AND ESD PROTECTION

The OPA2681 is built using a very high speed complementary bipolar process. The internal junction breakdown voltages are relatively low for these very small geometry devices. These breakdowns are reflected in the Absolute Maximum Ratings table. All device pins have limited ESD protection using internal diodes to the power supplies as shown in Figure 13.



These diodes provide moderate protection to input overdrive voltages above the supplies as well. The protection diodes can typically support 30mA continuous current. Where higher currents are possible (e.g. in systems with $\pm 15 V$ supply parts driving into the OPA681), current limiting series resistors should be added into the two inputs. Keep these resistor values as low as possible since high values degrade both noise performance and frequency response.




FIGURE 13. Internal ESD Protection.



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgment, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Customers are responsible for their applications using TI components.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, license, warranty or endorsement thereof.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations and notices. Representation or reproduction of this information with alteration voids all warranties provided for an associated TI product or service, is an unfair and deceptive business practice, and TI is not responsible nor liable for any such use.

Resale of TI's products or services with <u>statements different from or beyond the parameters</u> stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service, is an unfair and deceptive business practice, and TI is not responsible nor liable for any such use.

Also see: Standard Terms and Conditions of Sale for Semiconductor Products, www.ti.com/sc/docs/stdterms.htm

Mailing Address:

Texas Instruments Post Office Box 655303 Dallas, Texas 75265