

SEROCCO-H

2 Channel Serial Optimized
Communication Controller for
HDLC/PPP

PEB 20525 Version 1.2

PEF 20525 Version 1.2

Datacom



Never stop thinking.

Edition 2000-09-14

**Published by Infineon Technologies AG,
St.-Martin-Strasse 53,
D-81541 München, Germany**

**© Infineon Technologies AG 9/14/00.
All Rights Reserved.**

Attention please!

The information herein is given to describe certain components and shall not be considered as warranted characteristics.

Terms of delivery and rights to technical change reserved.

We hereby disclaim any and all warranties, including but not limited to warranties of non-infringement, regarding circuits, descriptions and charts stated herein.

Infineon Technologies is an approved CECC manufacturer.

Information

For further information on technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies Office in Germany or our Infineon Technologies Representatives worldwide (see address list).

Warnings

Due to technical requirements components may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies Office.

Infineon Technologies Components may only be used in life-support devices or systems with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support device or system, or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body, or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.

SEROCCO-H

2 Channel Serial Optimized
Communication Controller for
HDLC/PPP

PEB 20525 Version 1.2

PEF 20525 Version 1.2

Datacom



Never stop thinking.

Revision History: **2000-09-14****DS 1**

Previous Version: PASSAT V1.1 Preliminary Data Sheet, 09.99, DS2

Page (previous Version)	Page (current Version)	Subjects (major changes since last revision)
33-35	36-38	Correction: signal 'OSR' is multiplexed with signal 'CD', signal 'OST' is multiplexed with ' $\overline{\text{CTS}}$ ' (was vice versa)
81	84	corrected HDLC receive address recognition table
n.a.	232, 235	Added timing diagram for external DMA support signals
n.a.	232	Added address timing diagram for Intel multiplexed mode (signal ALE)
222	226	Chapter "Electrical Characteristics" updated with final characterization results.

For questions on technology, delivery and prices please contact the Infineon Technologies Offices in Germany or the Infineon Technologies Companies and Representatives worldwide: see our webpage at <http://www.infineon.com>

Table of Contents		Page
1	Introduction	16
1.1	Features	17
1.2	Logic Symbol	20
1.3	Typical Applications	21
1.3.1	System Integration Example	21
1.3.2	Serial Configuration Examples	23
1.4	Differences between SEROCCO-H and the HSCX/ESCC Family	25
1.4.1	Enhancements to the HSCX Serial Core	25
1.4.2	Simplifications to the HSCX Serial Core	25
2	Pin Descriptions	26
2.1	Pin Diagram P-LFBGA-80-2	26
2.2	Pin Diagram P-TQFP-100-3	27
2.3	Pin Definitions and Functions	28
3	Functional Overview	42
3.1	Block Diagram	42
3.2	Serial Communication Controller (SCC)	43
3.2.1	Protocol Modes Overview	43
3.2.2	SCC FIFOs	43
3.2.2.1	SCC Transmit FIFO	43
3.2.2.2	SCC Receive FIFO	44
3.2.2.3	SCC FIFO Access	46
3.2.3	Clocking System	47
3.2.3.1	Clock Mode 0 (0a/0b)	51
3.2.3.2	Clock Mode 1	52
3.2.3.3	Clock Mode 2 (2a/2b)	53
3.2.3.4	Clock Mode 3 (3a/3b)	54
3.2.3.5	Clock Mode 4	55
3.2.3.6	Clock Mode 5a (Time Slot Mode)	56
3.2.3.7	Clock Mode 5b (Octet Sync Mode)	63
3.2.3.8	Clock Mode 6 (6a/6b)	66
3.2.3.9	Clock Mode 7 (7a/7b)	67
3.2.4	Baud Rate Generator (BRG)	68
3.2.5	Clock Recovery (DPLL)	68
3.2.6	SCC Timer Operation	71
3.2.7	SCC Serial Bus Configuration Mode	72
3.2.8	Serial Bus Access Procedure	72
3.2.9	Serial Bus Collisions and Recovery	72
3.2.10	Serial Bus Access Priority Scheme	73
3.2.11	Serial Bus Configuration Timing Modes	74
3.2.12	Functions Of Signal RTS in HDLC Mode	74
3.2.13	Data Encoding	74

Table of Contents		Page
3.2.13.1	NRZ and NRZI Encoding	75
3.2.13.2	FM0 and FM1 Encoding	75
3.2.13.3	Manchester Encoding	76
3.2.14	Modem Control Signals (RTS, CTS, CD)	77
3.2.14.1	RTS/CTS Handshaking	77
3.2.14.2	Carrier Detect (CD) Receiver Control	78
3.2.15	Local Loop Test Mode	78
3.3	Microprocessor Interface	79
3.4	External DMA Controller Support	80
3.5	Interrupt Architecture	81
3.6	General Purpose Port Pins	82
3.6.1	GPP Functional Description	82
3.6.2	GPP Interrupt Indication	82
4	Detailed Protocol Description	83
4.1	HDLC/SDLC Protocol Modes	83
4.1.0.1	Automode	84
4.1.0.2	Address Mode 2	85
4.1.0.3	Address Mode 1	85
4.1.0.4	Address Mode 0	85
4.1.1	HDLC Receive Data Processing	85
4.1.2	Receive Address Handling	88
4.1.3	HDLC Transmit Data Processing	88
4.1.4	Shared Flags	90
4.1.5	One Bit Insertion	90
4.1.6	Preamble Transmission	90
4.1.7	CRC Generation and Checking	90
4.1.8	Receive Length Check Feature	91
4.2	Point-to-Point Protocol (PPP) Modes	92
4.2.1	Bit Synchronous PPP	92
4.2.2	Octet Synchronous PPP	92
4.2.3	Data Transparency in PPP Mode	93
4.3	Extended Transparent Mode	95
4.4	Procedural Support (Layer-2 Functions)	95
4.4.1	Full-Duplex LAPB/LAPD Operation	96
4.4.2	Half-Duplex SDLC-NRM Operation	101
4.4.3	Signaling System #7 (SS7) Operation	103
5	Register Description	106
5.1	Register Overview	106
5.2	Detailed Register Description	111
5.2.1	Global Registers	111
5.2.2	Channel Specific SCC Registers	128

Table of Contents		Page
5.2.3	Channel Specific DMA Registers	205
5.2.4	Miscellaneous Registers	212
6	Programming	215
6.1	Initialization	215
6.2	Interrupt Mode	215
6.2.1	Data Transmission (Interrupt Driven)	215
6.2.2	Data Reception (Interrupt Driven)	217
6.3	External DMA Supported Mode	219
6.3.1	Data Transmission (With External DMA Support)	219
6.3.2	Data Reception (With External DMA Support)	222
7	Electrical Characteristics	226
7.1	Absolute Maximum Ratings	226
7.2	Operating Range	226
7.3	DC Characteristics	227
7.4	AC Characteristics	228
7.5	Capacitances	228
7.6	Thermal Package Characteristics	229
7.7	Timing Diagrams	230
7.7.1	Microprocessor Interface Timing	230
7.7.1.1	Microprocessor Interface Clock Timing	230
7.7.1.2	Infineon/Intel Bus Interface Timing	231
7.7.1.3	Motorola Bus Interface Timing	234
7.7.2	PCM Serial Interface Timing	237
7.7.2.1	Clock Input Timing	237
7.7.2.2	Receive Cycle Timing	238
7.7.2.3	Transmit Cycle Timing	239
7.7.2.4	Clock Mode 1 Strobe Timing	241
7.7.2.5	Clock Mode 4 Gating Timing	242
7.7.2.6	Clock Mode 5 Frame Synchronisation Timing	243
7.7.3	Reset Timing	244
7.7.4	JTAG-Boundary Scan Timing	245
8	Test Modes	246
8.1	JTAG Boundary Scan Interface	246
9	Package Outlines	251

List of Figures	Page
Figure 1	Logic Symbol 20
Figure 2	System Integration 21
Figure 3	System Integration With External DMA Controller 22
Figure 4	Point-to-Point Configuration 23
Figure 5	Point-to-Multipoint Bus Configuration 24
Figure 6	Multimaster Bus Configuration 24
Figure 7	Pin Configuration P-LFBGA-80-2 Package 26
Figure 8	Pin Configuration P-TQFP-100-3 Package 27
Figure 9	Block Diagram 42
Figure 10	SCC Transmit FIFO 44
Figure 11	SCC Receive FIFO 45
Figure 12	XFIFO/RFIFO Word Access (Intel Mode) 46
Figure 13	XFIFO/RFIFO Word Access (Motorola Mode) 46
Figure 14	Clock Supply Overview 50
Figure 15	Clock Mode 0a/0b Configuration 51
Figure 16	Clock Mode 1 Configuration 52
Figure 17	Clock Mode 2a/2b Configuration 53
Figure 18	Clock Mode 3a/3b Configuration 54
Figure 19	Clock Mode 4 Configuration 55
Figure 20	Selecting one time-slot of programmable delay and width 57
Figure 21	Selecting one or more time-slots of 8-bit width 59
Figure 22	Clock Mode 5a Configuration 60
Figure 23	Clock Mode 5a "Continuous Mode" 61
Figure 24	Clock Mode 5a "Non Continuous Mode" 62
Figure 25	Selecting one or more octet wide time-slots 64
Figure 26	Clock Mode 5b Configuration 65
Figure 27	Clock Mode 6a/6b Configuration 66
Figure 28	Clock Mode 7a/7b Configuration 67
Figure 29	DPLL Algorithm (NRZ and NRZI Encoding, Phase Shift Enabled) . . . 70
Figure 30	DPLL Algorithm (NRZ and NRZI Encoding, Phase Shift Disabled) . . . 70
Figure 31	DPLL Algorithm for FM0, FM1 and Manchester Encoding 71
Figure 32	Request-to-Send in Bus Operation 74
Figure 33	NRZ and NRZI Data Encoding 75
Figure 34	FM0 and FM1 Data Encoding 76
Figure 35	Manchester Data Encoding 76
Figure 36	RTS/CTS Handshaking 78
Figure 37	SCC Test Loop 79
Figure 38	Interrupt Status Registers 81
Figure 39	HDLC Receive Data Processing in 16 bit Automode 86
Figure 40	HDLC Receive Data Processing in 8 bit Automode 86
Figure 41	HDLC Receive Data Processing in Address Mode 2 (16 bit) 86
Figure 42	HDLC Receive Data Processing in Address Mode 2 (8 bit) 87

List of Figures	Page
Figure 43	HDLC Receive Data Processing in Address Mode 1 87
Figure 44	HDLC Receive Data Processing in Address Mode 0 87
Figure 45	SCC Transmit Data Flow (HDLC Modes) 89
Figure 46	PPP Mapping/Unmapping Example. 94
Figure 47	Processing of Received Frames in Auto Mode 97
Figure 48	Timer Procedure/Poll Cycle 99
Figure 49	Transmission/Reception of I-Frames and Flow Control. 100
Figure 50	Flow Control: Reception of S-Commands and Protocol Errors 100
Figure 51	No Data to Send: Data Reception/Transmission 103
Figure 52	Data Transmission (without error), Data Transmission (with error) . . 103
Figure 53	Interrupt Driven Data Transmission (Flow Diagram) 216
Figure 54	Interrupt Driven Data Reception (Flow Diagram) 218
Figure 55	DMA Transmit (Single Buffer per Packet) 220
Figure 56	Fragmented DMA Transmission (Multiple Buffers per Packet) 221
Figure 57	DMA Receive (Single Buffer per Packet) 223
Figure 58	Fragmented Reception per DMA (Example) 224
Figure 59	Fragmented Reception Sequence (Example) 225
Figure 60	Input/Output Waveform for AC Tests 228
Figure 61	Microprocessor Interface Clock Timing 230
Figure 62	Infineon/Intel Read Cycle Timing 231
Figure 63	Infineon/Intel Write Cycle Timing 231
Figure 64	Infineon/Intel DMA Read Cycle Timing 232
Figure 65	Infineon/Intel DMA Write Cycle Timing 232
Figure 66	Infineon/Intel Multiplexed Address Timing 232
Figure 67	Motorola Read Cycle Timing 234
Figure 68	Motorola Write Cycle Timing 234
Figure 69	Motorola DMA Read Cycle Timing 235
Figure 70	Motorola DMA Write Cycle Timing 235
Figure 71	Clock Input Timing 237
Figure 72	Receive Cycle Timing 238
Figure 73	Transmit Cycle Timing 239
Figure 74	Clock Mode 1 Strobe Timing 241
Figure 75	Clock Mode 4 Receive Gating Timing 242
Figure 76	Clock Mode 4 Transmit Gating Timing 242
Figure 77	Clock Mode 5 Frame Synchronisation Timing 243
Figure 78	Reset Timing 244
Figure 79	JTAG-Boundary Scan Timing 245
Figure 80	Block Diagram of Test Access Port and Boundary Scan Unit 246

List of Tables	Page
Table 1	Microprocessor Bus Interface 28
Table 2	External DMA Interface 33
Table 3	Serial Port Pins 35
Table 4	General Purpose Pins 39
Table 5	Test Interface Pins 40
Table 6	Power Pins 41
Table 7	Overview of Clock Modes 47
Table 8	Clock Modes of the SCCs 48
Table 9	BRRL/BRRH Register and Bit-Fields 68
Table 10	Data Bus Access 16-bit Intel Mode 80
Table 11	Data Bus Access 16-bit Motorola Mode 80
Table 12	Protocol Mode Overview 83
Table 13	Address Comparison Overview 84
Table 14	Error Handling 101
Table 15	Register Overview 106
Table 16	Status Information after RME interrupt 217
Table 17	DMA Terminology 219
Table 18	Capacitances TA = 25 °C; VDD3 = 3.3 V ± 0.3 V, VSS = 0 V 228
Table 19	Thermal Package Characteristics P-TQFP-100-3 229
Table 20	Thermal Package Characteristics P-LFBGA-80-2 229
Table 21	Microprocessor Interface Clock Timing 230
Table 22	Infineon/Intel Bus Interface Timing 233
Table 23	Motorola Bus Interface Timing 235
Table 24	Clock Input Timing 237
Table 25	Receive Cycle Timing 238
Table 26	Transmit Cycle Timing 240
Table 27	Clock Mode 1 Strobe Timing 241
Table 28	Clock Mode 4 Gating Timing 242
Table 29	Clock Mode 5 Frame Synchronisation Timing 243
Table 30	Reset Timing 244
Table 31	JTAG-Boundary Scan Timing 245
Table 32	Boundary Scan Sequence of SEROCCO-H 247
Table 33	Boundary Scan Test Modes 250

List of Registers		Page
Register 1	GCMDR	111
Register 2	GMODE	112
Register 3	GSTAR	114
Register 4	GPDIRL	116
Register 5	GPDIRH	116
Register 6	GPDATL	118
Register 7	GPDATAH	118
Register 8	GPIML	120
Register 9	GPIMH	120
Register 10	GPISL	122
Register 11	GPISH	122
Register 12	DCMDR	124
Register 13	DISR	125
Register 14	DIMR	127
Register 15	FIFOL	128
Register 16	FIFOH	128
Register 17	STARL	131
Register 18	STARH	131
Register 19	CMDRL	135
Register 20	CMDRH	135
Register 21	CCR0L	139
Register 22	CCR0H	139
Register 23	CCR1L	143
Register 24	CCR1H	143
Register 25	CCR2L	148
Register 26	CCR2H	148
Register 27	CCR3L	153
Register 28	CCR3H	153
Register 29	PREAMB	157
Register 30	ACCM0	158
Register 31	ACCM1	158
Register 32	ACCM2	159
Register 33	ACCM3	159
Register 34	UDAC0	161
Register 35	UDAC1	161
Register 36	UDAC2	162
Register 37	UDAC3	162
Register 38	T TSA0	164
Register 39	T TSA1	164
Register 40	T TSA2	165
Register 41	T TSA3	165
Register 42	R TSA0	167

List of Registers

Page

Register 43	RTSA1	167
Register 44	RTSA2	168
Register 45	RTSA3	168
Register 46	PCMTX0	170
Register 47	PCMTX1	170
Register 48	PCMTX2	171
Register 49	PCMTX3	171
Register 50	PCMRX0	173
Register 51	PCMRX1	173
Register 52	PCMRX2	174
Register 53	PCMRX3	174
Register 54	BRRL	176
Register 55	BRRH	176
Register 56	TIMR0	178
Register 57	TIMR1	178
Register 58	TIMR2	179
Register 59	TIMR3	179
Register 60	XAD1	182
Register 61	XAD2	182
Register 62	RAL1	184
Register 63	RAH1	184
Register 64	RAL2	185
Register 65	RAH2	185
Register 66	AMRAL1	187
Register 67	AMRAH1	187
Register 68	AMRAL2	188
Register 69	AMRAH2	188
Register 70	RLCRL	190
Register 71	RLCRH	190
Register 72	ISR0	192
Register 73	ISR1	192
Register 74	ISR2	193
Register 75	IMR0	198
Register 76	IMR1	198
Register 77	IMR2	199
Register 78	RSTA	201
Register 79	XBCL	206
Register 80	XBCH	206
Register 81	RMBSL	208
Register 82	RMBSH	208
Register 83	RBCL	210
Register 84	RBCH	210

List of Registers

Page

Register 85	VER0	212
Register 86	VER1	212
Register 87	VER2	213
Register 88	VER3	213

Preface

The 2 Channel Serial Optimized Communication Controller for HDLC/PPP PEB 20525 (SEROCCO-H) is a Protocol Controller for a wide range of data communication and telecommunication applications. This document provides complete reference information on hardware and software related issues as well as on general operation.

Organization of this Document

This Data Sheet is divided into 9 chapters. It is organized as follows:

- **Chapter 1, Introduction**
Gives a general description of the product, lists the key features, and presents some typical applications.
- **Chapter 2, Pin Descriptions**
Lists pin locations with associated signals, categorizes signals according to function, and describes signals.
- **Chapter 3, Functional Overview**
This chapter provides detailed descriptions of all SEROCCO-H internal functional blocks.
- **Chapter 4, Detailed Protocol Description**
Gives a detailed description of all protocols supported by the serial communication controllers SCCs.
- **Chapter 5, Register Description**
Gives a detailed description of all SEROCCO-H on chip registers.
- **Chapter 6, Programming**
Provides programming help for SEROCCO-H initialization procedure and operation.
- **Chapter 7, Electrical Characteristics**
Gives a detailed description of all electrical DC and AC characteristics and provides timing diagrams and values for all interfaces.
- **Chapter 8, Test Modes**
Gives a detailed description of the JTAG boundary scan unit.
- **Chapter 9, Package Outlines**

Your Comments

We welcome your comments on this document. We are continuously trying improving our documentation. Please send your remarks and suggestions by e-mail to

sc.docu_comments@infineon.com

Please provide in the *subject* of your e-mail:

device name (SEROCCO-H), device number (PEB 20525, PEF 20525), device version (Version 1.2),

and in the *body* of your e-mail:

document type (Data Sheet), issue date (2000-09-14) and document revision number (DS 1).

1 Introduction

The SEROCCO-H is a Serial Communication Controller with two independent serial channels¹⁾. The serial channels are derived from updated protocol logic of the ESCC and DSCC4 device family providing a large set of protocol support and variety in serial interface configuration. This allows easy integration to different environments and applications.

A generic 8- or 16-bit multiplexed/demultiplexed slave interface provides fast device access with low bus utilization and easy software handshaking (in the P-LFBGA-80-2 package only an 8-bit data bus is provided). DMA handshake control signals allow connection to an external DMA controller.

Large on-chip FIFOs of 64 byte capacity per port and direction in combination with enhanced threshold control mechanisms allow decoupling of traffic requirements on host bus and serial interfaces with little exception probabilities such as data underruns or overflows.

Each of the two Serial Communication Controllers (SCC) contains an independent Baud Rate Generator, DPLL and programmable protocol processing (HDLC, PPP). Data rates of up to 12.5 Mbit/s (2 Mbit/s in DPLL assisted modes) are supported. The channels can also handle a large set of layer-2 protocol functions (LAPD, SS7) reducing bus and host CPU load. Two channel specific timers are provided to support protocol functions.

¹⁾ The serial channels are also called 'ports' or 'cores' depending on the context.

2 Channel Serial Optimized Communication Controller for HDLC/PPP SEROCCO-H

PEB 20525
PEF 20525


Version 1.2

CMOS

1.1 Features


Serial communication controllers (SCCs)

- Two independent channels
- Full duplex data rates on each channel of up to 12.5 Mbit/s sync - 2 Mbit/s with DPLL
- 64 Bytes deep receive FIFO per SCC
- 64 Bytes deep transmit FIFO per SCC



Serial Interface

- On-chip clock generation or external clock sources
- On-chip DPLLs for clock recovery
- Baud rate generator
- Clock gating signals
- Clock gapping capability
- Programmable time-slot capability for connection to TDM interfaces (e.g. T1, E1)
- NRZ, NRZI, FM and Manchester data encoding
- Optional data flow control using modem control lines ($\overline{RTS}$, $\overline{CTS}$, CD)
- Support of bus configuration by collision detection and resolution



Bit Processor Functions

- HDLC/SDLC Protocol Modes
 - Automatic flag detection and transmission
 - Shared opening and closing flag
 - Generation of interframe-time fill '1's or flags
 - Detection of receive line status
 - Zero bit insertion and deletion

Type	Package
PEB 20525, PEF 20525	P-TQFP-100-3
	P-LFBGA-80-2

- CRC generation and checking (CRC-CCITT or CRC-32)
- Transparent CRC option per channel and/or per frame
- Programmable Preamble (8 bit) with selectable repetition rate
- Error detection (abort, long frame, CRC error, short frames)
- Bit Synchronous PPP Mode
 - Bit oriented transmission of HDLC frame (flag, data, CRC, flag)
 - Zero bit insertion/deletion
 - 15 consecutive '1' bits abort sequence
- Octet Synchronous PPP Mode
 - Octet oriented transmission of HDLC frame (flag, data, CRC, flag)
 - Programmable character map of 32 hard-wired characters (00_H-1F_H)
 - Four programmable characters for additional mapping
 - Insertion/deletion of control-escape character (7D_H) for mapped characters
- Extended Transparent Mode
 - Fully bit transparent (no framing, no bit manipulation)
 - Octet-aligned transmission and reception
- Protocol and Mode Independent
 - Data bit inversion
 - Data overflow and underrun detection
 - Timer

Protocol Support

- Address Recognition Modes
 - No address recognition (Address Mode 0)
 - 8-bit (high byte) address recognition (Address Mode 1)
 - 8-bit (low byte) or 16-bit (high and low byte) address recognition (Address Mode 2)
- HDLC Automode
 - 8-bit or 16-bit address generation/recognition
 - Support of LAPB/LAPD
 - Automatic handling of S- and I-frames
 - Automatic processing of control byte(s)
 - Modulo-8 or modulo-128 operation
 - Programmable time-out and retry conditions
 - SDLC Normal Response Mode (NRM) operation for slave
- Signaling System #7 (SS7) support
 - Detection of FISUs, MSUs and LSSUs
 - Unchanged Fill-In Signaling Units (FISUs) not forwarded
 - Automatic generation of FISUs in transmit direction (incl. sequence number)
 - Counting of errored signaling units
- Optional DTACK/READY controlled cycles

Microprocessor Interface

- 8-bit bus interface (P-LFBGA-80-2 package)
- 8/16-bit bus interface (P-TQFP-100-3 package)
- Multiplexed and De-multiplexed address/data bus
- Intel/Motorola style
- Asynchronous interface
- Maskable interrupts for each channel

General Purpose Port (GPP) Pins (up to 3 in P-LFBGA-80-2, up to 7 in P-TQFP-100-3 package)

General

- 3.3V power supply with 5V tolerant inputs
- Low power consumption
- Power safe features
- P-TQFP-100-3 Package (Thermal Resistance: $R_{JA} = 42 \text{ K/W}$)
- Small P-LFBGA-80-2 Package (Thermal Resistance: $R_{JA} = 51 \text{ K/W}$)

1.2 Logic Symbol




Figure 1 Logic Symbol

1.3 Typical Applications

SEROCCO-H devices can be used in LAN-WAN inter-networking applications such as Routers, Switches and Trunk cards and support the common V.35, ISDN BRI (S/T) and RFC1662 standards. Its new features provide powerful hardware and software interfaces to develop high performance systems.

1.3.1 System Integration Example




Figure 2 System Integration




Figure 3 **System Integration With External DMA Controller**

1.3.2 Serial Configuration Examples

SEROCCO-H supports a variety of serial configurations at Layer-1 and Layer-2 level. The outstanding variety of clock modes supporting a large number of combinations of external and internal clock sources allows easy integration in application environments.




Figure 4 Point-to-Point Configuration




Figure 5 Point-to-Multipoint Bus Configuration




Figure 6 Multimaster Bus Configuration

1.4 Differences between SEROCCO-H and the HSCX/ESCC Family

This chapter is useful for all being familiar with the HSCX/ESCC family.

1.4.1 Enhancements to the HSCX Serial Core

The SEROCCO-H SCC cores contain the core logic of the HSCX as the heart of the device. Some enhancements are incorporated in the SCCs. These are:

- Octet-and Bit Synchronous PPP protocol support as in RFC-1662
- Signaling System #7 (SS7) support
- 4-kByte packet length byte counter
- Enhanced address filtering (16-bit maskable)
- Enhanced time slot assigner
- Support of high data rates (12.5 Mbit/s)

1.4.2 Simplifications to the HSCX Serial Core

The following features of the HSCX core have been removed:

- Extended transparent mode 0
(this mode provided octet buffered data reception without usage of FIFOs; SEROCCO-H supports octet buffered reception via appropriate threshold configurations for the SCC receive FIFOs)
- Master clock mode

2 Pin Descriptions

2.1 Pin Diagram P-LFBGA-80-2

(top view)

P-LFBGA-80-2									
RD#	VSS	R/W#	BM/ ALE	A0/ BLE#/ UDS#	A3	A5	A7	VDD	J
READY# DTACK#	TMS	CS#	VDD	A2	A4	VSS	RESET#	INT/ INT#	H
VDD	WR#	CLK	DS#/ BHE#/ LDS#	A1	VDD	A6	VSS	RTSA#	G
D2	VSS	D1	VSS	VSS	TxDA	TxCLKA	RxCLKA	VDD	F
VSS	D3	VDD	D0		XTAL2	CDA/ FSCA/ RCGA#/ OSRA	CTSA#/ CxDA/ TCGA#/ OSTA	RxDA	E
D6	D4	TEST1	D5	DRTB/ GP0	TxDB	XTAL1	VSSA	VDDA	D
TEST2	D7	DRRB/ GP1	DACKB# GP2	VDD	VDD	VSS	TCK	CTSB#/ CxDB/ TCGB#/ OSTB	C
VSS	VDD	DACKA#	VSS	RxDB	RxCLKB	CDB/ FSCB/ RCGB#/ OSRB	TRST#	VDD	B
DRTA	DRRA	VDD	RTSB#	VSS	TxCLKB	VSS	TDI	TDO	A
9	8	7	6	5	4	3	2	1	

Figure 7 Pin Configuration P-LFBGA-80-2 Package

2.2 Pin Diagram P-TQFP-100-3

(top view)




Figure 8 Pin Configuration P-TQFP-100-3 Package

2.3 Pin Definitions and Functions

Table 1 Microprocessor Bus Interface

Pin No.		Symbol	In (I) Out (O)	Function
P-LFBGA-80-2	P-TQFP-100-3			
-	81	D15	I/O	Data Bus The data bus lines are bi-directional tri-state lines which interface with the system's data bus. <i>The SEROCCO-H in the P-LFBGA-80-2 package does not support 16-bit bus modes.</i>
-	80	D14		
-	79	D13		
-	78	D12		
-	75	D11		
-	74	D10		
-	73	D9		
-	72	D8		
C8	67	D7		
D9	66	D6		
D6	65	D5		
D8	64	D4		
E8	61	D3		
F9	60	D2		
F7	59	D1		
E6	58	D0		
J2	29	A7	I	Address Bus These pins connect to the system's address bus to select one of the internal registers for read or write.
G3	30	A6	I	
J3	31	A5	I	
H4	32	A4	I	
J4	36	A3	I	
H5	37	A2	I	
G5	38	A1	I	

Table 1 Microprocessor Bus Interface

Pin No.		Symbol	In (I) Out (O)	Function
P-LFBGA-80-2	P-TQFP-100-3			
J5	39	A0	I	Address Line A0 (8-bit modes) In Motorola and in Intel 8-bit mode this signal represents the least significant address line.
		$\overline{\text{BLE}}$	I	Byte Low Enable (16-bit Intel bus mode) This signal indicates a data transfer on the lower byte of the data bus (D7..D0). Together with signal $\overline{\text{BHE}}$ the type of bus access is determined (byte or word access at even or odd address).
		$\overline{\text{UDS}}$	I	Upper Data Strobe (16-bit Motorola bus mode) This active low strobe signal serves to control read/write operations. Together with signal $\overline{\text{LDS}}$ the type of bus access is determined.
J6	42	BM	I	Bus Mode – BM = static '1' for operation in Motorola bus mode (de-multiplexed). – BM = static '0' for operation in Intel bus mode with de-multiplexed address and data buses. – Pin BM/ALE has the function of an Address Latch Enable (ALE) for operation in Intel bus mode with a multiplexed address/data bus. A falling edge on this pin selects Intel multiplexed bus mode.
		ALE	I	Address Latch Enable (mux'ed Intel bus) The address is latched by the SEROCCO-H with the falling edge of ALE. The address input pins A(7:0) pins A(15:0) must be externally connected to the data bus pins D(7:0)D(15:0). <i>For operation of the 8-bit SEROCCO-H (P-LFBGA-80-2 package) in a 16-bit environment, A(7:0) should be connected to address/data lines AD(8:1) of the external bus. D(7:0) interface to AD(7:0) of the external bus.</i>

Table 1 Microprocessor Bus Interface

Pin No.		Symbol	In (I) Out (O)	Function
P-LFBGA-80-2	P-TQFP-100-3			
G6	44	$\overline{DS}$	I	Data Strobe (8-bit Motorola bus mode only) This active low strobe signal serves to control read/write operations.
		$\overline{BHE}$	I	Bus High Enable (16-bit Intel bus mode only) This signal indicates a data transfer on the upper byte of the data bus (D15..D8). In 8-bit Intel bus mode this signal has no function.
		$\overline{LDS}$	I	Lower Data Strobe (16-bit Motorola bus mode) This active low strobe signal serves to control read/write operations. Together with signal $\overline{UDS}$ the type of bus access is determined (byte or word access at even or odd address). <i>In 8-bit Intel bus mode, a pull-up resistor to V_{DD3} is recommended on this pin.</i>
J9	52	$\overline{RD}$	I	Read Strobe (Intel bus mode only) This signal indicates a read operation. The current bus master is able to accept data on lines D(7:0) / D(15:0) during an active $\overline{RD}$ signal. <i>In Motorola bus mode, a pull-up resistor to V_{DD3} is recommended on this pin.</i>
J7	45	$R/\overline{W}$	I	Read/Write Enable (Motorola bus mode) This signal distinguishes between read and write operation. As an input it must be valid during data strobe ($\overline{DS}$). <i>In Intel bus mode, a pull-up resistor to V_{DD3} is recommended on this pin.</i>
H7	43	$\overline{CS}$	I	Chip Select A low signal selects SEROCCO-H for read/write operations.

Table 1 Microprocessor Bus Interface

Pin No.		Symbol	In (I) Out (O)	Function
P-LFBGA-80-2	P-TQFP-100-3			
G8	53	$\overline{WR}$	I	Write Strobe (Intel bus mode only) This signal indicates a write operation. The current bus master presents valid data on lines D(7:0) / D(15:0) during an active $\overline{WR}$ signal. <i>In Motorola bus mode, a pull-up resistor to V_{DD3} is recommended on this pin.</i>
-	33	WIDTH	I	Width Of Bus Interface A low signal on this input selects the 8-bit bus interface mode. A high signal on this input selects the 16-bit bus interface mode. In this case word transfer to/from the internal registers is enabled. Byte transfers are implemented by using $\overline{BLE}$ and $\overline{BHE}$ (Intel bus mode) or $\overline{LDS}$ and $\overline{UDS}$ (Motorola bus mode) <i>In P-LFBGA-80-2 package this signal is not available, since only 8 bit bus width is supported.</i>
G7	55	CLK	I	Clock The system clock for SEROCCO-H is provided through this pin.
H1	20	INT/ $\overline{INT}$	O o/d	Interrupt Request The INT/ $\overline{INT}$ goes active when one or more of the bits in registers ISR0..ISR2 are set to '1'. A read to these registers clears the interrupt. The INT/ $\overline{INT}$ line is inactive when all interrupt status bits are reset. Interrupt sources can be unmasked in registers IMR0..IMR2 by setting the corresponding bits to '0'.

Table 1 Microprocessor Bus Interface

Pin No.		Symbol	In (I) Out (O)	Function
P-LFBGA-80-2	P-TQFP-100-3			
H9	54	$\overline{\text{READY}}$ $\overline{\text{DTACK}}$	O O	Ready (Intel bus mode) Data Transfer Acknowledge (Motorola mode) During a slave access (register read/write) this signal (output) indicates, that the SEROCCO-H is ready for data transfer. The signal remains active until the data strobe ($\overline{\text{DS}}$ in Motorola bus mode, $\overline{\text{RD}}/\overline{\text{WR}}$ in Intel bus mode) and/or the chip select ($\overline{\text{CS}}$) go inactive. <i>This line is tri-state when unused.</i> <i>A pull-up resistor to V_{DD3} is recommended if this function is not used.</i>
H2	19	$\overline{\text{RESET}}$	I	Reset With this active low signal the on-chip registers and state machines are forced to reset state. During Reset all pins are in a high impedance state.

Table 2 External DMA Interface

Pin No.		Symbol	In (I) Out (O)	Function
P-LFBGA-80-2	P-TQFP-100-3			
A9	84	DRTA	O	DMA Request Transmitter Channel A The transmitter on a this channel requests a DMA transfer by activating the DRTA line. The request remains active as long as the Transmit FIFO requires data transfers. The amount of data bytes to be transferred from the system memory to the serial channel (= Byte Count) must be written first to the XBCL , XBCH registers. Always blocks of data ($n \times 32 \text{ bytes} + \text{rest}$; $n=0,1,\dots$) are transferred till the Byte Count is reached. DRTA is deactivated with the beginning of the last write cycle.
A8	86	DRRA	O	DMA Request Receiver Channel A The receiver on this serial channel requests a DMA transfer by activating the DRRA line. The request remains active as long as the Receive FIFO requires data transfers, thus always blocks of data are transferred. DRRA is deactivated immediately following the falling edge of the last read cycle.
B7	85	$\overline{\text{DACKA}}$	I	DMA Acknowledge Channel A A low signal on this pin informs the SEROCCO-H that the requested DMA cycle controlled via DRTA or DRRA of this channel is in progress, i.e. the DMA controller has achieved bus mastership from the CPU and will start data transfer cycles (either write or read). In conjunction with a read or write operation this input serves as Access Enable (similar to $\overline{\text{CS}}$) to the respective FIFOs. If $\overline{\text{DACKA}}$ is active, the input to pins A(7:0) and $\overline{\text{CS}}$ is ignored and the FIFOs are implicitly selected. <i>If not used, a pull-up resistor to V_{DD} is required for this pin.</i>

Table 2 External DMA Interface

Pin No.		Symbol	In (I) Out (O)	Function
P-LFBGA-80-2	P-TQFP-100-3			
D5	88	DRTB	O	DMA Request Transmitter Channel B (corresponding to channel A)
		GP0	I/O	General Purpose Pin #0 If DMA support is not enabled, this pin serves as a general pupose input/output pin. <i>After reset this pin serves as a general purpose input. A pull-up resistor to V_{DD3} is recommended.</i>
C7	87	DRRB	O	DMA Request Receiver Channel B (corresponding to channel A)
		GP1	I/O	General Purpose Pin #1 If DMA support is not enabled, this pin serves as a general pupose input/output pin. <i>After reset this pin serves as a general purpose input. A pull-up resistor to V_{DD3} is recommended.</i>
C6	89	$\overline{\text{DACKB}}$	I	DMA Acknowledge Channel B (corresponding to channel A)
		GP2	I/O	General Purpose Pin #2 If DMA support is not enabled, this pin serves as a general pupose input/output pin. <i>A pull-up resistor to V_{DD3} is recommended if this pin is not used.</i>

Table 3 **Serial Port Pins**

Pin No.		Symbol	In (I) Out (O)	Function
P-LFBGA-80-2	P-TQFP-100-3			
F3	17	TxCLK A	I/O	Transmit Clock Channel A The function of this pin depends on the selected clock mode and the value of bit 'TOE' (CCR0L register, refer to Table 8 "Clock Modes of the SCCs" on Page 48). If programmed as Input (CCR0L.TOE='0'), either – the transmit clock for the channel (clock mode 0a, 2a, 4, 5b, 6a), or – a transmit strobe signal for the channel (clock mode 1) can be provided to this pin. If programmed as Output (CCR0L.TOE='1'), this pin supplies either – the transmit clock from the baud rate generator (clock mode 0b, 2b, 3b, 6b, 7b), or – the transmit clock from the DPLL circuit (clock mode 3a, 7a), or – an active-low control signal marking the programmed transmit time-slot in clock mode 5a.
F2	13	RxCLK A	I	Receive Clock Channel A The function of this pin depends on the selected clock mode (refer to Table 8 "Clock Modes of the SCCs" on Page 48). A signal provided on pin RxCLKA may supply – the receive clock (clock mode 0, 4, 5b), or – the receive and transmit clock (clock mode 1, 5a), or – the clock input for the baud rate generator (clock mode 2, 3).

Table 3 **Serial Port Pins (cont'd)**

Pin No.		Symbol	In (I) Out (O)	Function
P-LFBGA-80-2	P-TQFP-100-3			
E3	11	CDA	I	Carrier Detect Channel A The function of this pin depends on the selected clock mode. It can supply – either a modem control or a general purpose input (clock modes 0, 2, 3, 6, 7). If auto-start is programmed, it functions as a receiver enable signal. – or a receive strobe signal (clock mode 1). Polarity of CDA can be set to 'active low' with bit ICD in register CCR1H . Additionally, an interrupt may be issued if a state transition occurs at the CDA pin (programmable feature).
		FSCA	I	Frame Sync Clock Channel A (cm 5a) When the SCC is in the time-slot oriented clock mode 5a, this pin functions as the Frame Synchronization Clock input.
		$\overline{\text{RCGA}}$	I	Receive Clock Gating Channel A (cm 4) In clock mode 4 this pin is used as Receive Clock Gating signal. <i>If no clock gating function is required, a pull-up resistor to V_{DD3} is recommended.</i>
		OSRA	I	Octet Sync Receive Channel A (cm 5b) (clock mode 5b) When the SCC is in the time-slot oriented clock mode with octet-alignment (clock mode 5b), received octets are aligned to this synchronization pulse input.

Table 3 **Serial Port Pins (cont'd)**

Pin No.		Symbol	In (I) Out (O)	Function
P-LFBGA-80-2	P-TQFP-100-3			
G1	18	$\overline{\text{RTSA}}$	O	Request to Send Channel A The function of this pin depends on the settings of bits RTS, FRTS in register CCR1H . In bus configuration, $\overline{\text{RTS}}$ can be programmed to: – go low during the actual transmission of a frame shifted by one clock period, excluding collision bits. – go low during reception of a data frame. – stay always high (RTS disabled).
E2	10	$\overline{\text{CTSA}}$	I	Clear to Send Channel A A low on the $\overline{\text{CTSA}}$ input enables the transmitter. Additionally, an interrupt <u>may</u> be issued if a state transition occurs at the $\overline{\text{CTSA}}$ pin (programmable feature). <i>If no 'Clear To Send' function is required, a pull-down resistor to V_{SS} is recommended.</i>
		CxDA	I	Collision Data Channel A In a bus configuration, the external serial bus must be connected to the corresponding CxDA pin for collision detection. A collision is detected whenever a logical '1' is driven on the open drain TxDA output but a logical '0' is detected via CxDA input.
		$\overline{\text{TCGA}}$	I	Transmit Clock Gating Channel A (cm 4) In clock mode 4 these pins are used as Transmit Clock Gating signals. <i>If no clock gating function is required, a pull-up resistor to V_{DD3} is recommended.</i>
		OSTA	I	Octet Sync Transmit Channel A (cm 5b) When the SCC is in the time-slot oriented clock mode with octet-alignment (clock mode 5b), a synchronization pulse on this input pin aligns transmit octets.

Table 3 **Serial Port Pins (cont'd)**

Pin No.		Symbol	In (I) Out (O)	Function
P-LFBGA-80-2	P-TQFP-100-3			
F4	14	TxDA	O o/d	Transmit Data Channel A Transmit data is shifted out via this pin. It can be configured as push/pull or open drain output characteristic via bit 'ODS' in register CCR1L .
E1	12	RxDA	I	Receive Data Channel A Serial data is received on this pin.
A4	96	TxCLK B	I/O	Transmit Clock Channel B (corresponding to channel A)
B4	94	RxCLK B	I	Receive Clock Channel B (corresponding to channel A)
B3	97	CDB FSCB RCGB OSRB	I I I I	Carrier Detect Channel B Frame Sync Clock Channel B (cm 5a) Receive Clock Gating Channel B (cm 4) Octet Sync Receive Channel B (cm 5b) (corresponding to channel A)
A6	90	RTSB	O	Request to Send Channel B (corresponding to channel A)
C1	5	CTSB CxDB TCGB OSTB	I I I I	Clear to Send Channel B Collision Data Channel B Transmit Clock Gating Channel B (cm 4) Octet Sync Transmit Channel B (cm 5b) (corresponding to channel A)
D4	95	TxDB	O o/d	Transmit Data Channel B (corresponding to channel A)

Pin Descriptions

Table 3 Serial Port Pins (cont'd)

Pin No.		Symbol	In (I) Out (O)	Function
P-LFBGA-80-2	P-TQFP-100-3			
B5	91	RxDB	I	Receive Data Channel B (corresponding to channel A)
D3 E4	8 7	XTAL1 XTAL2	I O	Crystal Connection If the internal oscillator is used for clock generation (clock modes 0b, 6, 7) the external crystal has to be connected to these pins. The internal oscillator should be powered up (GMODE :OSCPD = '0') and the signal shaper may be activated (GMODE :DSHP = '0'). Moreover, XTAL1 may be used as input for a common clock source to both SCCs, provided by an external clock generator (oscillator). In this case the oscillator unit may be powered down and it is recommended to bypass the shaper of the internal oscillator unit by setting bit 'DSHP' to '1'. <i>A pull-down resistor to V_{SS} is recommended for pin XTAL1 if not used.</i>

Table 4 General Purpose Pins

Pin No.		Symbol	In (I) Out (O)	Function
P-LFBGA-80-2	P-TQFP-100-3			
-	23 24 25 26	GP10 GP9 GP8 GP6	I/O	General Purpose Pins These pins serve as general purpose input/output pins.

Table 5 Test Interface Pins

Pin No.		Symbol	In (I) Out (O)	Function
P-LFBGA-80-2	P-TQFP-100-3			
B2	99	$\overline{\text{TRST}}$	I	JTAG Reset Pin (internal pull-up) For proper device operation, a reset for the boundary scan controller must be supplied to this active low pin. <i>If the boundary scan of the SEROCCO-H is not used, this pin can be connected to V_{SS} to keep it in reset state.</i>
C2	2	TCK	I	JTAG Test Clock (internal pull-up) <i>If the boundary scan of the SEROCCO-H is not used, this pin may remain unconnected.</i>
A2	100	TDI	I	JTAG Test Data Input (internal pull-up) <i>If the boundary scan of the SEROCCO-H is not used, this pin may remain unconnected.</i>
A1	1	TDO	O	JTAG Test Data Output
H8	46	TMS	I	JTAG Test Mode Select (internal pull-up) <i>If the boundary scan of the SEROCCO-H is not used, this pin may remain unconnected.</i>
D7	68	TEST1	I	Test Input 1 When connected to V_{DD3} the SEROCCO-H works in a vendor specific test mode. <i>This pin must be connected to V_{SS}.</i>
C9	69	TEST2	I	Test Input 2 When connected to V_{DD3} the SEROCCO-H works in a vendor specific test mode. <i>This pin must be connected to V_{SS}.</i>

Table 6 Power Pins

Pin No.		Symbol	In (I) Out (O)	Function
P-LFBGA-80-2	P-TQFP-100-3			
A7, B1, B8, C4, C5, E7, F1, G4, G9, H6, J1	3, 15, 21, 27, 35, 40, 47, 49, 56, 62, 70, 76, 82, 92, 98	V_{DD3}	-	Digital Supply Voltage $3.3\text{ V} \pm 0.3\text{ V}$ All pins must be connected to the same voltage potential.
A3, A5, B6, B9, C3, E9, F5, F6, F8, G2, H3, J8	4, 16, 22, 28, 34, 41, 48, 50, 51, 57, 63, 71, 77, 83, 93	V_{SS}	-	Digital Ground (0 V) All pins must be connected to the same voltage potential.
D1	9	V_{DDA}	-	Analog Supply Voltage $3.3\text{ V} \pm 0.3\text{ V}$ This pin supplies the on-chip oscillator of the SEROCCO-H. If no separate analog power supply is available, this pin can be directly connected to V_{DD3} .
D2	6	V_{SSA}	-	Analog Ground (0 V) This pin supplies the ground level to the on-chip oscillator of the SEROCCO-H. If no separate analog power supply is available, this pin can be directly connected to V_{SS} .
-	--	N.C.	-	Not Connected

3 Functional Overview


The functional blocks of SEROCCO-H can be divided into two major domains:

- the microprocessor interface of SEROCCO-H provides access to on-chip registers and to the "user" portion of the receive and transmit FIFOs (RFIFO/XFIFO). Optionally these FIFOs can be accessed by an external 4-channel DMA controller.
- the Serial Communication Controller (SCC) is capable of processing bit-synchronous (HDLC/SDLC/bit-sync PPP) and octet-synchronous (octet-sync PPP) as well as fully transparent data traffic.

Data exchange between the serial communication controller and the microprocessor interface is performed using FIFOs, decoupling these two domains.

3.1 Block Diagram

Figure 9 Block Diagram



3.2 Serial Communication Controller (SCC)

3.2.1 Protocol Modes Overview

The SCC is a multi-protocol communication controller. The core logic provides different protocol modes which are listed below:

- HDLC Modes
 - HDLC Transparent Operation (Address Mode 0)
 - HDLC Address Recognition (Address Mode 1, Address Mode 2 8/16-bit)
 - Full-Duplex LAPB/LAPD Operation (Automode 8/16-bit)
 - Half-Duplex SDLC-NRM Operation (Automode 8-bit)
 - Signaling System #7 (SS7) Operation
- Point-to-Point Protocol (PPP) Modes
 - Bit Synchronous PPP
 - Octet Synchronous PPP
- Extended Transparent Mode

A detailed description of these protocol modes is given in [Chapter 4](#), starting on [Page 83](#).

3.2.2 SCC FIFOs

Each SCC provides its own transmit and receive FIFOs to handle internal arbitration and microcontroller latencies.

3.2.2.1 SCC Transmit FIFO

The SCC transmit FIFO is divided into two parts of 32 bytes each ('transmit pools'). The interface between the two parts provides synchronization between the microprocessor accesses and the protocol logic working with the serial transmit clock.




Figure 10 SCC Transmit FIFO

A 32 bytes FIFO part is accessible by the CPU/DMA controller; it accepts transmit data even if the SCC is in power-down condition (register [CCR0H](#) bit PU='0').

The only exception is a transmit data underrun (XDU) event. In case of an XDU event (e.g. after excessive bus latency), the FIFO will neither accept more data nor transfer another byte to the protocol logic. This XDU blocking mechanism prevents unexpected serial data. The blocking condition must be cleared by reading the interrupt status register [ISR1](#) after the XDU interrupt was generated. Thus, the XDU interrupt indication should not be masked in register [IMR1](#).

Transfer of data to the 32 byte shadow part only takes place if the SCC is in power-up condition and an appropriate transmit clock is provided depending on the selected clock mode.

Serial data transmission will start as soon as at least one byte is transferred into the shadow FIFO and transmission is enabled depending on the selected clock mode ($\overline{\text{CTS}}$ signal active, clock strobe signal active, timeslot valid or clock gapping signal inactive).

3.2.2.2 SCC Receive FIFO

The SCC receive FIFO is divided into two parts of 32 bytes each. The interface between the two parts provides synchronization between the microprocessor accesses and the protocol logic working with the serial receive clock.




Figure 11 SCC Receive FIFO

New receive data is announced to the CPU with an interrupt latest when the FIFO fill level reaches a chosen threshold level (selected with bitfield 'RFTH(1..0)' in register **"CCR3H" on Page 153**). Default value for this threshold level is 32 bytes.

If the SCC receive FIFO is completely filled, further incoming data is ignored and a receive data overflow condition ('RDO') is detected. As soon as the receive FIFO provides empty space, receive data is accepted again after a frame end or frame abort sequence. The automatically generated receive status byte (**RSTA**) will contain an 'RDO' indication in this case and the next incoming frame will be received in a normal way.

Therefore no further CPU intervention is necessary to recover the SCC from an 'RDO' condition.

A "frame" with 'RDO' status might be a mixture of a frame partly received before the 'RDO' event occurred and the rest of this frame received after the receive FIFO again accepted data and the frame was still incoming. A quite arbitrary series of data or complete frames might get lost in case of an 'RDO' event. Every frame which is completely discarded because of an 'RDO' condition generates an 'RFO' interrupt.

The SCC receive FIFO can be cleared by command 'RRES' in register **CMDRH**. Note that clearing the receive FIFO during operation might delete a frame end / block end indication. A frame which was already partly transferred cannot be "closed" in this case. A new frame received after receiver reset command will be appended to this "open" frame.

3.2.2.3 SCC FIFO Access

Figure 12 and **Figure 13** illustrate byte interpretation for Intel and Motorola 16-bit accesses to the transmit and receive FIFOs.




Figure 12 XFIFO/RFIFO Word Access (Intel Mode)




Figure 13 XFIFO/RFIFO Word Access (Motorola Mode)

3.2.3 Clocking System

The SEROCCO-H includes an internal Oscillator (OSC) as well as two independent Baud Rate Generators (BRG) and two Digital Phase Locked Loop (DPLL) circuits.

The transmit and receive clock can be generated either

- externally, and supplied directly via the RxCLK and/or TxCLK pins (called external clock modes)
- internally, by selecting
 - the internal oscillator (OSC) and/or the channel specific baud rate generator (BRG)
 - the internal DPLL, recovering the receive (and optionally transmit) clock from the receive data stream.

(called internal clock modes)

There are a total of 14 different clocking modes programmable via bit field 'CM' in register [CCR0L](#), providing a wide variety of clock generation and clock pin functions, as shown in [Table 8](#).

The transmit clock pins (TxCLK) may also be configured as output clock and control signals in certain clock modes if enabled via bit 'TOE' in register [CCR0L](#).

The clocking source for the DPLL's is always the internal channel specific BRG; the scaling factor (divider) of the BRG can be programmed through [BRRL](#) and [BRRH](#) registers.

There are two channel specific internal operational clocks in the SCC:

One operational clock (= transmit clock) for the transmitter part and one operational clock (= receive clock) for the receiver part of the protocol logic.

Note: The internal timers always run using the internal transmit clock.

Table 7 Overview of Clock Modes

Clock			
Type	Source	Generation	Clock Mode
Receive Clock	RxCLK Pins	Externally	0, 1, 4, 5
	OSC, DPLL, BRG,	Internally	2, 3a, 6, 7a 3b, 7b
Transmit Clock	TxCLK Pins, RxCLK Pins	Externally	0a, 2a, 4, 6a 1,5
	OSC, DPLL, BRG/BCR, BRG	Internally	3a, 7a 2b, 6b 0b, 3b, 7b

Functional Overview

The internal structure of each SCC channel consists of a transmit protocol machine clocked with the transmit frequency f_{TRM} and a receive protocol machine clocked with the receive frequency f_{REC} .

The clocks f_{TRM} and f_{REC} are internal clocks only and need not be identical to external clock inputs e.g. f_{TRM} and TxCLK input pin.

The features of the different clock modes are summarized in [Table 8](#).

Table 8 Clock Modes of the SCCs

Channel Configuration		Clock Sources				Control Sources				
Clock Mode CCR0L: CM(2..0)	CCR0L: SSEL	to BRG	to DPLL	to REC	to TRM	CD	R- Strobe	X- Strobe	Frame- Sync Tx Rx	Output via TxCLK (if CCR0L: TOE = '1')
0a	0	—	—	RxCLK	TxCLK	CD	—	—	—	—
0b	1	OSC	—	RxCLK	BRG	CD	—	—	—	BRG
1	X	—	—	RxCLK	RxCLK	—	CD	TxCLK	—	—
2a	0	RxCLK	BRG	DPLL	TxCLK	CD	—	—	—	—
2b	1	RxCLK	BRG	DPLL	BRG/16	CD	—	—	—	BRG/16
3a	0	RxCLK	BRG	DPLL	DPLL	CD	—	—	—	DPLL
3b	1	RxCLK	—	BRG	BRG	CD	—	—	—	BRG
4	X	—	—	RxCLK	TxCLK	—	RCG	TCG	—	—
5a	0	—	—	RxCLK	RxCLK	—	(TSAR/ PCMRX)	(TSAX/ PCMTX)	FSC	FSC
5b	1	—	—	RxCLK	TxCLK	—	(TSAR/ PCMRX)	(TSAX/ PCMTX)	OST	OSR
6a	0	OSC	BRG	DPLL	TxCLK	CD	—	—	—	—
6b	1	OSC	BRG	DPLL	BRG/16	CD	—	—	—	BRG/16
7a	0	OSC	BRG	DPLL	DPLL	CD	—	—	—	DPLL
7b	1	OSC	—	BRG	BRG	CD	—	—	—	BRG

Note: If one of the clock modes 0b, 6 or 7 is selected, the internal oscillator (OSC) should be enabled by clearing bit [GMODE:OSCPD](#). This allows connection of an external crystal to pins XTAL1-XTAL2. The output signal of the OSC can be used for one serial channel, or for both serial channels (independent baud rate generators and DPLLs). Moreover, XTAL1 alone can be used as input for an externally generated clock.

The first two columns of [Table 8](#) list all possible clock modes configured via bit field 'CM' and bit 'SSEL' in register [CCR0L](#).

For example, clock mode 6b is chosen by writing a '6' to register [CCR0L.CM\(2:0\)](#) and by setting bit [CCR0L.SSEL](#) equal to '1'. The following 4 columns (grouped as 'Clock Sources') specify the source of the internal clocks. Columns REC and TRM correspond to the domain clock frequencies f_{REC} and f_{TRM} .

The columns grouped as 'Control Sources' cover additional clock mode dependent control signals like strobe signals (clock mode 1), clock gating signals (clock mode 4) or

Functional Overview

synchronization signals (clock mode 5). The last column describes the function of signal TxCLK which in some clock modes can be enabled as output signal monitoring the effective transmit clock or providing a time slot control signal (clock mode 5).

The following is an example of how to read **Table 8**:

For clock mode 6b (row '6b') the TRM clock (column 'TRM') is supplied by the baudrate generator (BRG) output divided by 16 (source BRG/16). The BRG (column 'BRG') is derived from the internal oscillator which is supplied by pin XTAL1 and XTAL2.

The REC clock (column 'REC') is supplied by the internal DPLL which itself is supplied by the baud rate generator (column 'DPLL') again.

Note: The REC clock is DPLL clock divided by 16.

If enabled by bit 'TOE' in register **CCR0L** the resulting transmit clock can be monitored via pin TxCLK (last column, row '6b').

Functional Overview

The clocking concept is illustrated in a block diagram manner in the following figure:
Additional control signals are not illustrated (please refer to the detailed clock mode descriptions below).




Figure 14 Clock Supply Overview

Clock Modes

3.2.3.1 Clock Mode 0 (0a/0b)

Separate, externally generated receive and transmit clocks are supplied to the SCC via their respective pins. The transmit clock may be directly supplied by pin TxCLK (clock mode 0a) or generated by the internal baud rate generator from the clock supplied at pin XTAL1 (clock mode 0b).

In clock mode 0b the resulting transmit clock can be driven out to pin TxCLK if enabled via bit 'TOE' in register [CCR0L](#).




Figure 15 Clock Mode 0a/0b Configuration

3.2.3.2 Clock Mode 1

Externally generated RxCLK is supplied to both the receiver and transmitter. In addition, a receive strobe can be connected via CD and a transmit strobe via TxCLK pin. These strobe signals work on a per bit basis. This operating mode can be used in time division multiplex applications or for adjusting disparate transmit and receive data rates.

Note: In Extended Transparent Mode, the above mentioned strobe signals provide byte synchronization (byte alignment).

This means that the strobe signal needs to be detected once only to transmit or receive a complete byte.




Figure 16 Clock Mode 1 Configuration

3.2.3.3 Clock Mode 2 (2a/2b)

The BRG is driven by an external clock (RxCLK pin) and delivers a reference clock for the DPLL which is 16 times of the resulting DPLL output frequency which in turn supplies the internal receive clock. Depending on the programming of register [CCR0L](#) bit 'SSEL', the transmit clock will be either an external input clock signal provided at pin TxCLK in clock mode 2a or the clock delivered by the BRG divided by 16 in clock mode 2b. In the latter case, the transmit clock can be driven out to pin TxCLK if enabled via bit 'TOE' in register [CCR0L](#).




Figure 17 Clock Mode 2a/2b Configuration

3.2.3.5 Clock Mode 4

Separate, externally generated receive and transmit clocks are supplied via pins RxCLK and TxCLK. In addition separate receive and transmit clock gating signals are supplied via pins RCG and TCG. These gating signals work on a per bit basis.




Figure 19 Clock Mode 4 Configuration

3.2.3.6 Clock Mode 5a (Time Slot Mode)

This operation mode has been designed for application in time-slot oriented PCM systems.

Note: For correct operation NRZ data coding/encoding should be used.

The receive and transmit clock are common for each channel and must be supplied externally via pin RxCLK. The SCC receives and transmits only during fixed time-slots. Either one time-slot

- of programmable width (1 ... 512 bit, via TTSA and RTSA registers), and
- of programmable location with respect to the frame synchronization signal (via pin FSC)

or up to 32 time-slots

- of constant width (8 bits), and
- of programmable location with respect to the frame synchronization signal (via pin FSC)

can be selected.

The time-slot locations can be programmed independently for receive and transmit direction via TTSA/RTSA and PCMTX/PCMRX registers.

Depending on the value programmed via those registers, the receive/transmit time-slot starts with a delay of 1 (minimum delay) up to 1024 clock periods following the frame synchronization signal.

Figure 20 shows how to select a time-slot of programmable width and location and **Figure 21** shows how to select one or more time-slots of 8-bit width.

If bit 'TOE' in register **CCR0L** is set, the selected transmit time-slot(s) is(are) indicated at an output status signal via pin TxCLK, which is driven to 'low' during the active transmit window.

Bit 'TSCM' in register **CCR1H** determines whether the internal offset counters are continuously running even if no synchronization pulse is detected at FSC signal or stopping at their maximum value.

In the continuous case the repetition rate of offset counter operation is 1024 transmit or receive clocks respectively. An FSC pulse detected earlier resets the counters and starts operation again.

In the non-continuous case the time slot assigner offset counter is stopped after the counter reached its maximum value and is started again if an FSC pulse is detected.




Figure 20 **Selecting one time-slot of programmable delay and width**

Functional Overview

Note: If time-slot 0 is to be selected, the DELAY has to be as long as the PCM frame itself to achieve synchronization (at least for the 2nd and subsequent PCM frames): $DELAY = PCM \text{ frame length} = 1 + xTSN \cdot 8 + xCS$. $xTSN$ and xCS have to be set appropriately.

*Example: Time-slot 0 in E1 (2.048 Mbit/s) system has to be selected.
PCM frame length is 256 clocks. $256 = 1 + xTSN \cdot 8 + xCS$. $\Rightarrow xTSN = 31$, $xCS = 7$.*

Note: In extended transparent mode the width xCC of the selected time-slot has to be $n \times 8$ bit because of character synchronization (byte alignment). In all other modes the width can be used to define windows down to a minimum length of one bit.




Figure 21 Selecting one or more time-slots of 8-bit width

The common transmit and receive clock is supplied at pin RxCLK and the common frame synchronisation signal at pin FSC. The "strobe signals" for active time slots are generated internally by the time slot assigner block (TSA) independent in transmit and receive direction.

When the transmit and receive PCM masks are enabled, bit fields 'TCC' and 'RCC' are ignored because of the constant 8-bit time slot width.

clock mode 5a




Figure 22 Clock Mode 5a Configuration

Note: The transmit time slot delay and width is programmable via bit fields 'TTSN', 'TCS' and 'TCC' in registers [TTSA0..TTSA3](#).

The receive time slot delay and width is programmable via bit fields 'RTSN', 'RCS' and 'RCC' in registers [RTSA0..RTSA3](#).

Functional Overview

The following figures provide a more detailed description of the TSA internal counter operation and exceptional cases:




Figure 23 Clock Mode 5a "Continuous Mode"

Functional Overview

Each frame sync pulse starts the internal offset counter with $(1024 - TS_{delay})$ whereas TS_{delay} is the configured value defining the start position. Whenever the offset counter reaches its maximum value 1024, it triggers the duration counter to start operation.

If continuous mode is selected (bit `CCR1H.TSCM='0'`) the offset counter continues starting with value 0 until another frame sync puls is detected or again the maximum value 1024 is reached.

Once the duration counter is triggered it runs out independently from the offset counter, i.e. an active time slot period may overlap with the next frame beginning (frame sync event, refer to exception b) in [Figure 23](#)).




Figure 24 Clock Mode 5a "Non Continuous Mode"

If non-continuous mode is selected (bit `CCR1H.TSCM='1'`) the offset counter is stopped on its maximum value 1024 until another frame sync puls is detected. This allows frame sync periods greater than 1024 clock cycles, but the accesible part is limited by the range of TS_{delay} value (1..1024) plus TS_{width} (1..512) or plus 256 clock cycles if the PCM mask is selected.

3.2.3.7 Clock Mode 5b (Octet Sync Mode)

This operation mode has been designed for applications using Octet Synchronous PPP. It is based on clock mode 5a, but only 8-bit (octet) wide time slot operation is supported, i.e. bits [TTSA1.TEPCM](#) and [RTSA1.REPCM](#) must be set to '1'. Clock mode 5b provides octet alignment to time slots if Octet Synchronous PPP protocol mode or extended transparent mode is selected.

Note: For correct operation NRZ data coding/encoding should be used.

The receive and transmit clocks are separate and must be supplied at pins RxCLK and TxCLK. The SCC receives and transmits only during fixed octet wide time-slots of programmable location with respect to the octet synchronization signals (via pins OSR and OST)

The time-slot locations can be programmed independently for receive and transmit direction via registers [TTSA0..TTSA3](#) / [RTSA0..RTSA3](#) and [PCMTX0..PCMTX3](#) / [PCMRX0..PCMRX3](#).

Figure 25 shows how to select one or more octet wide time-slots.

Bit 'TSCM' in register [CCR1H](#) determines whether the internal counters are continuously running even if no synchronization pulse is detected at OST/OSR signals or stopping at their maximum value.

In the continuous case the repetition rate of operation is 1024 transmit or receive clocks respectively. An OST/OSR pulse detected earlier resets the corresponding offset counter and starts operation again.

In the non-continuous case the transmit/receive time slot assigner offset counter is stopped after the counter reached its maximum value and is started again if an OST/OSR pulse is detected.




Figure 25 Selecting one or more octet wide time-slots

The transmit and receive clocks are supplied at pins RxCLK and TxCLK. The Octet synchronisation signals are supplied at pins OSR and OST. The "strobe signals" for active time slots are generated internally by the time slot assigner blocks (TSA) independent in transmit and receive direction.

Bit fields 'TCC' and 'RCC' are ignored because of the constant 8-bit time slot width.

clock mode 5b




Figure 26 Clock Mode 5b Configuration

Note: The transmit time slot delay and width is programmable via bit fields 'TTSN', 'TCS' and 'TCC' in registers [TTSA0..TTSA3](#).

The receive time slot delay and width is programmable via bit fields 'RTSN', 'RCS' and 'RCC' in registers [RTSA0..RTSA3](#).

3.2.3.8 Clock Mode 6 (6a/6b)

This clock mode is identical to clock mode 2a/2b except that the clock source of the BRG is supplied at pin XTAL1.

The BRG is driven by the internal oscillator and delivers a reference clock for the DPLL which is 16 times the resulting DPLL output frequency which in turn supplies the internal receive clock. Depending on the programming of register **CCR0L** bit 'SSEL', the transmit clock will be either an external input clock signal provided at pin TxCLK in clock mode 6a or the clock delivered by the BRG divided by 16 in clock mode 6b. In the latter case, the transmit clock can be driven out to pin TxCLK if enabled via bit 'TOE' in register **CCR0L**.




Figure 27 Clock Mode 6a/6b Configuration

3.2.4 Baud Rate Generator (BRG)

Each serial channel provides a baud rate generator (BRG) whose division factor is controlled by registers [BRRL](#) and [BRRH](#). Whether the BRG is in the clocking path or not depends on the selected clock mode.

Table 9 BRRL/BRRH Register and Bit-Fields

Register	Bit-Fields			
Offset	Pos.	Name	Default	Description
BRRL 38 _H /88 _H	5..0	BRN	0	Baud Rate Factor N range N = 0..63
BRRH 39 _H /89 _H	11..8	BRM	0	Baud Rate Factor M, range M = 0..15

The clock division factor k is calculated by:

$$k = (N + 1) \times 2^M$$

$$f_{\text{BRG}} = f_{\text{in}}/k$$

3.2.5 Clock Recovery (DPLL)

The SCC offers the advantage of recovering the received clock from the received data by means of internal DPLL circuitry, thus eliminating the need to transfer additional clock information via a separate serial clock line. For this purpose, the DPLL is supplied with a 'reference clock' from the BRG which is 16 times the expected data clock rate (clock mode 2, 3a, 6, 7a). The transmit clock may be obtained by dividing the output of the BRG by a constant factor of 16 (clock mode 2b, 6b; bit 'SSEL' in register [CCR0L](#) set) or also directly from the DPLL (clock mode 3a, 7a).

The main task of the DPLL is to derive a receive clock and to adjust its phase to the incoming data stream in order to enable optimal bit sampling.

The mechanism for clock recovery depends on the selected data encoding (see ["Data Encoding" on Page 74](#)).

The following functions have been implemented to facilitate a fast and reliable synchronization:

Interference Rejection and Spike Filtering

Two or more edges in the same directional data stream within a time period of 16 reference clocks are considered to be interference and consequently no additional clock adjustment is performed.

Phase Adjustment (PA)

Referring to [Figure 29](#), [Figure 30](#) and [Figure 31](#), in the case where an edge appears in the data stream within the PA fields of the time window, the phase will be adjusted by 1/16 of the data.

Phase Shift (PS) (NRZ, NRZI only)

Referring to [Figure 29](#) in the case where an edge appears in the data stream within the PS field of the time window, a second sampling of the bit is forced and the phase is shifted by 180 degrees.

Note: Edges in all other parts of the time window will be ignored.

This operation facilitates a **fast** and reliable synchronization for most common applications. Above all, it implies a very fast synchronization because of the phase shift feature: one edge on the received data stream is enough for the DPLL to synchronize, thereby eliminating the need for synchronization patterns, sometimes called preambles. However, in case of **extremely** high jitter of the incoming data stream the reliability of the clock recovery cannot be guaranteed.

The SCC offers the option to disable the Phase Shift function for NRZ and NRZI encodings by setting bit 'PSD' in register [CCR0L](#) to '1'. In this case, the PA fields are extended as shown in [Figure 30](#).

Now, the DPLL is more insensitive to high jitter amplitudes but needs **more time** to reach the optimal sampling position. To ensure correct data sampling, preambles should precede the data information.

[Figure 29](#), [Figure 30](#) and [Figure 31](#) explain the DPLL algorithms used for the different data encodings.




Figure 29 DPLL Algorithm (NRZ and NRZI Encoding, Phase Shift Enabled)




Figure 30 DPLL Algorithm (NRZ and NRZI Encoding, Phase Shift Disabled)




Figure 31 DPLL Algorithm for FM0, FM1 and Manchester Encoding

To supervise correct function when using bi-phase encoding, a status flag and a maskable interrupt inform about synchronous/asynchronous state of the DPLL.

3.2.6 SCC Timer Operation

Each SCC provides a general purpose timer e.g. to support protocol functions. In all operating modes the timer is clocked by the effective transmit clock. In clock mode 5 (time-slot oriented mode) the clock source for the timer can be optionally switched to the frame sync clock (input pin FSC) by setting bit 'SRC' in register [TIMR3](#).

The timer is controlled by the CPU via access to registers [CMDRL](#) and [TIMR0..TIMR3](#). The timer can be started any time by setting bit 'STI' in register [CMDRL](#). After the timer has expired it generates a timer interrupt ('TIN').

With bit field 'CNT(2..0)' in register [TIMR3](#) the number of automatic timer restarts can be programmed. If the maximum value '111' is entered, a timer interrupt is generated periodically, with the time period determined by bit field 'TVALUE' (registers [TIMR0..TIMR3](#)).

The timer can be stopped any time by setting bit 'TRES' in register [CMDRL](#) to '1'.

In HDLC Automode the timer is used internally for autonomous protocol functions (refer to the chapter [“Automode” on Page 84](#)). If this operating mode is selected, bit 'TMD' in register [TIMR3](#) must be set to '1'.

3.2.7 SCC Serial Bus Configuration Mode

Beside the point-to-point configuration, the SCC effectively supports point-to-multipoint (pt-mpt, or bus) configurations by means of internal idle and collision detection/collision resolution methods.

In a pt-mpt configuration, comprising a central station (master) and several peripheral stations (slaves), or in a multimaster configuration, data transmission can be initiated by each station over a common transmit line (bus). In case more than one station attempts to transmit data simultaneously (collision), the bus has to be assigned to only one station. A collision-resolution procedure is implemented in the SCC. Bus assignment is based on a priority mechanism with rotating priorities. This allows each station a bus access within a predetermined maximum time delay (deterministic CSMA/CD), no matter how many transmitters are connected to the serial bus.

Prerequisites for bus operation are:

- NRZ encoding
- 'OR'ing of data from every transmitter on the bus (this can be realized as a wired-OR, using the TxD open drain capability)
- Feedback of bus information (CxD input).

The bus configuration is selected via bitfield SC(2:0) in register [CCR0H](#).

Note: Central clock supply for each station is not necessary if both the receive and transmit clock is recovered by the DPLL (clock modes 3a, 7a). This minimizes the phase shift between the individual transmit clocks.

The bus configuration mode operates independently of the clock mode, e.g. also together with clock mode 1 (receive and transmit strobe operation).

3.2.8 Serial Bus Access Procedure

The idle state of the bus is identified by eight or more consecutive '1's. When a device starts transmission of a frame, the bus is recognized to be busy by the other devices at the moment the first 'zero' is transmitted (e.g. first 'zero' of the opening flag in HDLC mode).

After the frame has been transmitted, the bus becomes available again (idle).

Note: If the bus is occupied by other transmitters and/or there is no transmit request in the SCC, logical '1' will be continuously transmitted on TxD.

3.2.9 Serial Bus Collisions and Recovery

During the transmission, the data transmitted on TxD is compared with the data on CxD. In case of a mismatch ('1' sent and '0' detected, or vice versa) data transmission is immediately aborted, and idle (logical '1') is transmitted.

HDLC/SDLC: Transmission will be initiated again by the SCC as soon as possible if the first part of the frame is still present in the SCC transmit FIFO. If not, an XMR interrupt is generated.

Since a 'zero' ('low') on the bus prevails over a '1' (high impedance) if a wired-OR connection is implemented, and since the address fields of the HDLC frames sent by different stations normally differ from one another, the fact that a collision has occurred will be detected prior to or at the latest within the address field. The frame of the transmitter with the highest temporary priority (determined by the address field) is not affected and is transmitted successfully. All other stations cease transmission immediately and return to bus monitoring state.

Note: If a wired-OR connection has been realized by an external pull-up resistor without decoupling, the data output (TxD) can be used as an open drain output and connected directly to the CxD input.

For correct identification as to which frame is aborted and thus has to be repeated after an XMR interrupt has occurred, the contents of SCC transmit FIFO have to be unique, i.e. SCC transmit FIFO should not contain data of more than one frame. For this purpose new data may be provided to the transmit FIFO only after 'ALLS' interrupt status is detected.

3.2.10 Serial Bus Access Priority Scheme

To ensure that all competing stations are given a fair access to the transmission medium, a two-stage bus access priority scheme is supported by SEROCCO-H:

Once a station has successfully completed the transmission of a frame, it is given a lower level of priority. This priority mechanism is based on the requirement that a station may attempt transmitting only when a determined number of consecutive '1's are detected on the bus.

Normally, a transmission can start when eight consecutive '1's on the bus are detected (through pin CxD). When an HDLC frame has been successfully transmitted, the internal priority class is decreased. Thus, in order for the same station to be able to transmit another frame, ten consecutive '1's on the bus must be detected. This guarantees that the transmission requests of other stations are satisfied before the same station is allowed a second bus access. When ten consecutive '1's have been detected, transmission is allowed again and the priority class (of all stations) is increased (to eight '1's).

Inside a priority class, the order of transmission (individual priority) is based on the HDLC address, as explained in the preceding paragraph. Thus, when a collision occurs, it is always the station transmitting the only 'zero' (i.e. all other stations transmit a 'one') in a bit position of the address field that wins, all other stations cease transmission immediately.

3.2.11 Serial Bus Configuration Timing Modes

If a bus configuration has been selected, the SCC provides two timing modes, differing in the time interval between sending data and evaluation of the transmitted data for collision detection.

- Timing mode 1 (**CCR0H:SC(2:0)** = '001')
Data is output with the rising edge of the transmit clock via the TxD pin, and evaluated 1/2 a clock period later at the CxD pin with the falling clock edge.
- Timing mode 2 (**CCR0H:SC(2:0)** = '011')
Data is output with the falling clock edge and evaluated with the next falling clock edge. Thus one complete clock period is available between data output and collision detection.

3.2.12 Functions Of Signal $\overline{\text{RTS}}$ in HDLC Mode

In clock modes 0 and 1, the $\overline{\text{RTS}}$ output can be programmed via register CCR1 (SOC bits) to be active when data (frame or character) is being transmitted. This signal is delayed by one clock period with respect to the data output TxD, and marks all data bits that could be transmitted without collision (see [Figure 32](#)). In this way a configuration may be implemented in which the bus access is resolved on a local basis (collision bus) and where the data are sent one clock period later on a separate transmission line.




Figure 32 Request-to-Send in Bus Operation

Note: For details on the functions of the $\overline{\text{RTS}}$ pin refer to [“Modem Control Signals \(RTS, CTS, CD\)” on Page 77](#).

3.2.13 Data Encoding

The SCC supports the following coding schemes for serial data:

- Non-Return-To-Zero (NRZ)
- Non-Return-To-Zero-Inverted (NRZI)
- FM0 (also known as Bi-Phase Space)
- FM1 (also known as Bi-Phase Mark)

– Manchester (also known as Bi-Phase)

The desired line coding scheme can be selected via bit field 'SC(2:0)' in register [CCR0H](#).

3.2.13.1 NRZ and NRZI Encoding

NRZ: The signal level corresponds to the value of the data bit. By programming bit 'DIV' ([CCR1L](#) register), the SCC may invert the transmission and reception of data.

NRZI: A logical '0' is indicated by a transition and a logical '1' by no transition at the beginning of the bit cell.




Figure 33 NRZ and NRZI Data Encoding

3.2.13.2 FM0 and FM1 Encoding

FM0: An edge occurs at the beginning of every bit cell. A logical '0' has an additional edge in the center of the bit cell, whereas a logical '1' has none. The transmit clock precedes the receive clock by 90°.

FM1: An edge occurs at the beginning of every bit cell. A logical '1' has an additional edge in the center of the bit cell, a logical '0' has none. The transmit clock precedes the receive clock by 90°.




Figure 34 FM0 and FM1 Data Encoding

3.2.13.3 Manchester Encoding

Manchester: In the first half of the bit cell, the physical signal level corresponds to the logical value of the data bit. At the center of the bit cell this level is inverted. The transmit clock precedes the receive clock by 90°. The bit cell is shifted by 180° in comparison with FM coding.




Figure 35 Manchester Data Encoding

3.2.14 Modem Control Signals ($\overline{\text{RTS}}$, $\overline{\text{CTS}}$, CD)

3.2.14.1 $\overline{\text{RTS}}/\overline{\text{CTS}}$ Handshaking

The SCC provides two pins ($\overline{\text{RTS}}$, $\overline{\text{CTS}}$) per serial channel supporting the standard request-to-send modem handshaking procedure for transmission control.

A transmit request will be indicated by outputting logical '0' on the request-to-send output ($\overline{\text{RTS}}$). It is also possible to control the $\overline{\text{RTS}}$ output by software. After having received the permission to transmit ($\overline{\text{CTS}}$) the SCC starts data transmission.

In the case where permission to transmit is withdrawn in the course of transmission, the frame is aborted and IDLE is sent. After transmission is enabled again by re-activation of $\overline{\text{CTS}}$, and if the beginning of the frame is still available in the SCC, the frame will be re-transmitted (self-recovery). However, if the permission to transmit is withdrawn after the data available in the shadow part of the SCC transmit FIFO has been completely transmitted and the pool is released, the transmitter and the SCC transmit FIFO are reset, the $\overline{\text{RTS}}$ output is deactivated and an interrupt (XMR) is generated.

Note: For correct identification as to which frame is aborted and thus has to be repeated after an XMR interrupt has occurred, the contents of SCC transmit FIFO have to be unique, i.e. SCC transmit FIFO should not contain data of more than one frame, which could happen if transmission of a new frame is started by providing new data to the transmitter too early. For this purpose the 'All Sent' interrupt ([ISR1.ALLS](#)) has to be waited for before providing new transmit data.

Note: In the case where permission to transmit is not required, the $\overline{\text{CTS}}$ input can be connected directly to V_{ss} and/or bit 'FCTS' (register [CCR1H](#)) may be set to '1'.

Additionally, any transition on the $\overline{\text{CTS}}$ input pin, sampled with the transmit clock, will generate an interrupt indicated via register [ISR1](#), if this function is enabled by setting the 'CSC' bit in register [IMR1](#) to '0'.




Figure 36 $\overline{\text{RTS}}/\overline{\text{CTS}}$ Handshaking

Beyond this standard $\overline{\text{RTS}}$ function, signifying a transmission request of a frame (Request To Send), in HDLC mode the $\overline{\text{RTS}}$ output may be programmed for a special function via SOC1, SOC0 bits in the [CCR1L](#) register. This is only available if the serial channel is operating in a bus configuration mode in clock mode 0 or 1.

- If SOC1, SOC0 bits are set to '11', the $\overline{\text{RTS}}$ output is active (= low) during the reception of a frame.
- If SOC1, SOC0 bits are set to '10', the $\overline{\text{RTS}}$ output function is disabled and the $\overline{\text{RTS}}$ pin remains always high.

3.2.14.2 Carrier Detect (CD) Receiver Control

Similar to the $\overline{\text{RTS}}/\overline{\text{CTS}}$ control for the transmitter, the SCC supports the carrier detect modem control function for the serial receiver if the Carrier Detect Auto Start (CAS) function is programmed by setting the 'CAS' bit in register [CCR1H](#). This function is always available in clock modes 0, 2, 3, 6, 7 via the CD pin. In clock mode 1 the CD function is not supported. See [Table 8](#) for an overview.

If the CAS function is selected, the receiver is enabled and data reception is started when the CD input is detected to be high. If CD input is set to 'low', reception of the current character (byte) is still completed.

3.2.15 Local Loop Test Mode

To provide fast and efficient testing, the SCC can be operated in a test mode by setting the 'TLP' bit in register [CCR2L](#). The on-chip serial data input and output signals (TxD,

RxD) are connected, generating a local loopback. As a result, the user can perform a self-test of the SCC.




Figure 37 SCC Test Loop

Transmit data can be disconnected from pin TxD by setting bit TLPO in register [CCR2L](#).

Note: A sufficient clock mode must be used for test loop operation such that receiver and transmitter operate with the same frequencies depending on the clock supply (e.g. clock mode 2b or 6b).

3.3 Microprocessor Interface

The communication between the CPU and SEROCCO-H is done via a set of directly accessible registers. The interface may be configured as Intel or Motorola type (refer to description of pin 'BM') with a selectable data bus width of 8 or 16 bit (refer to description of pin 'WIDTH').

Note: For the SEROCCO-H in P-LFBGA-80-2 package only an 8-bit wide bus interface is supported.

The CPU transfers data to/from SEROCCO-H (via 64 byte deep FIFOs per direction and channel), sets the operating modes, controls function sequences, and gets status information by writing or reading control/status registers.

All accesses can be done as byte or word accesses if enabled. If 16-bit bus width is selected, access to the lower/upper part of the data bus is determined by signals $\overline{BHE}/\overline{BLE}$ as shown in [Table 10](#) (Intel mode) or by the upper and lower data strobe signals $\overline{UDS}/\overline{LDS}$ as shown in [Table 11](#) (Motorola mode).

Table 10 Data Bus Access 16-bit Intel Mode

$\overline{\text{BHE}}$	$\overline{\text{BLE}}$	Register Access	Data Pins Used
0	0	Word access (16 bit)	D(15:0)
0	1	Byte access (8 bit), odd address	D(15:8)
1	0	Byte access (8 bit), even address	D(7:0)
1	1	no data transfer	-

Table 11 Data Bus Access 16-bit Motorola Mode

$\overline{\text{UDS}}$	$\overline{\text{LDS}}$	Register Access	Data Pins Used
0	0	Word access (16 bit)	D(15:0)
0	1	Byte access (8 bit), even address	D(15:8)
1	0	Byte access (8 bit), odd address	D(7:0)
1	1	no data transfer	-

Each of the two serial channels of SEROCCO-H is controlled via an identical, but completely independent register set (Channel A and B). Global functions that are common to or independent from the two serial channels are located in global registers.

3.4 External DMA Controller Support

The SEROCCO-H comprises a 4-channel DMA interface for fast and effective data transfers using an external DMA controller. For both serial channels, a separate DMA Request output for Transmit (DRT) and Receive direction (DRR) as well as a DMA Acknowledgement input ($\overline{\text{DACK}}$) is provided.

The SEROCCO-H activates the DRR/DRT line as long as data transfers are needed from/to the specific FIFO (level triggered demand transfer mode of DMA controller).

It is the responsibility of the DMA controller to perform the correct amount of bus cycles. Either read cycles will be performed if the DMA transfer has been requested from the receiver, or write cycles if DMA has been requested from the transmitter. If the DMA controller provides a DMA acknowledge signal ($\overline{\text{DACK}}$ pin, input to the SEROCCO-H), each bus cycle implicitly selects the top of the specific FIFO and neither address (via A0..A7) nor chip select need to be supplied (I/O to Memory transfers). If no $\overline{\text{DACK}}$ signal is provided, normal read/write operations (providing addresses) must be performed (Memory to Memory transfers).

The SEROCCO-H deactivates the DRR/DRT line immediately after the last read/write cycle of the data transfer has started.

3.5 Interrupt Architecture

For certain events in SEROCCO-H an interrupt can be generated, requesting the CPU to read status information from SEROCCO-H. The interrupt line INT/ $\overline{\text{INT}}$ is asserted with the output characteristics programmed in bit field 'IPC(1..0)' in register **GMODE** on [Page 112](#) (open drain/push pull, active low/high).

Since only one interrupt request output is provided, the cause of an interrupt must be determined by the CPU by reading the interrupt status registers (**GSTAR**, **ISR0**, **ISR1**, **ISR2**, **DISR**, **GPISL/GPISH**).




Figure 38 Interrupt Status Registers

Each interrupt indication of registers **ISR0**, **ISR1**, **ISR2**, **DISR** and **GPISL/GPISH** can be selectively unmasked by resetting the corresponding bit in the corresponding mask registers **IMR0**, **IMR1**, **IMR2**, **DIMR** and **GPIML/GPIMH**. Use of these registers depends on the selected serial mode.

If bit 'VIS' in register **CCR0L** is set to '1', masked interrupt status bits are visible in the interrupt status registers **ISR0..ISR2**. Interrupts masked in registers **IMR0..IMR2** will not generate an interrupt though. A read access to the interrupt status registers clears the bits.

A global interrupt mask bit (bit 'GIM' in register **GMODE**) suppresses interrupt generation at all. To enable the interrupt system after reset, this bit must be set to '0'.

The Global Interrupt Status Register ([GSTAR](#)) serves as pointer to pending channel related interrupts and general purpose port interrupts.

3.6 General Purpose Port Pins

3.6.1 GPP Functional Description

General purpose port pins are provided on pins GP6, GP8, GP9 and GP10 in P-TQFP-100-3 package (not provided in P-LFBGA-80-2 package). If external DMA support is not enabled, pins GP0...GP2 are available as general purpose pins (in both P-TQFP-100-3 and P-LFBGA-80-2 package).

Every pin is separately programmable via the General Purpose Port Direction registers [GPDIRL/GPDIRH](#) to operate as an output (bit GPnDIR='0') or as an input (bit GPnDIR='1', reset value).

If defined as output, the state of the pin is directly controlled via the General Purpose Port Data registers [GPDATL/GPDATH](#). Read access to these registers delivers the current state of all GPP pins (input and output signals).

If defined as input, the state of the pin is monitored. The signal state of the corresponding GP pins is sampled with a rising edge of CLK and is readable via registers [GPDATL/GPDATH](#).

3.6.2 GPP Interrupt Indication

The GPP block generates interrupts for transitions on each input signal. All changes may be indicated via interrupt (optional). To enable interrupt generation, the corresponding interrupt mask bit in registers [GPIML/GPIMH](#) must be reset to '0'.

Bit GPI in the global interrupt status register ([GSTAR](#)) is set to '1' if an interrupt was generated by any one or more of the general purpose port pins. The GPP pin causing the interrupt can be located by reading the [GPISL/GPISH](#) registers.

4 Detailed Protocol Description

The following [Table 12](#) provides an overview of all supported protocol modes and . The desired protocol mode is selected via bit fields in the channel configuration registers [CCR2L](#) and [CCR3L](#).

Table 12 Protocol Mode Overview

Protocol Mode		Register CCR2L - Bit Field:			CCR3L
		MDS	ADM	PPPM	ESS7
HDLC Automode (LAP D / LAP B / SDLC-NRM)	16 bit	'00'	'1'	'00'	'0'
	8 bit	'00'	'0'		
HDLC Address Mode 2	16 bit	'01'	'1'		
	8 bit	'01'	'0'		
HDLC Address Mode 1		'10'	'1'		
HDLC Address Mode 0		'10'	'0'		
Signaling System #7 (SS7) Operation		'10'	'0'	'00'	'1'
Bit Synchronous PPP Mode		'10'	'0'	'11'	'0'
Octet Synchronous PPP Mode				'01'	
Extended Transparent Mode ¹⁾		'11'	'1'	'00'	'0'

¹⁾ Extended transparent mode is a fully bit-transparent transmission/reception mode.

All modes are discussed in details in this chapter.

4.1 HDLC/SDLC Protocol Modes

The HDLC controller of each serial channel (SCC) can be programmed to operate in various modes, which are different in the treatment of the HDLC frame in receive direction. Thus, the receive data flow and the address recognition features can be performed in a very flexible way satisfying almost any application specific requirements. There are 4 different HDLC operating modes which can be selected via register bits [CCR2L:MDS\[1:0\]](#) and [CCR2L:ADM](#).

The following table provides an overview of the different address comparison mechanisms in HDLC operating modes:

Table 13 Address Comparison Overview

Mode	Address Field	Recognized Address Bytes for a Match:	
		High Address Byte	Low Address Byte
Address Mode 2 - Auto Mode	16 bit	FE _H / FC _H (1111 11 C/R 0 ₂)	<i>and</i> RAL1
		FE _H / FC _H (1111 11 C/R 0 ₂)	<i>and</i> RAL2
		RAH1	<i>and</i> RAL1
		RAH1	<i>and</i> RAL2
		RAH2	<i>and</i> RAL1
		RAH2	<i>and</i> RAL2
	8 bit	RAL1	<i>don't care</i>
		RAL2	<i>don't care</i>
Address Mode 1	8 bit	FE _H / FC _H (1111 11 C/R 0 ₂)	<i>don't care</i>
		RAH1	<i>don't care</i>
		RAH2	<i>don't care</i>
Address Mode 0	None	<i>don't care</i>	<i>don't care</i>

4.1.0.1 Automode

Characteristics: Window size 1, random message length, address recognition.

The SCC processes autonomously all numbered frames (S-, I-frames) of an HDLC protocol. The HDLC control field, I-field data of the frames and an additional status byte are temporarily stored in the SCC receive FIFO.

Depending on the selected address mode, the SCC can perform a 2-byte or 1-byte address recognition.

If a 2-byte address field is selected, the high address byte is compared with the fixed value FE_H or FC_H (group address) as well as with two individually programmable values in RAH1 and RAH2 registers. According to the ISDN LAPD protocol, bit 1 of the high byte address will be interpreted as COMMAND/RESPONSE bit (C/R), depending on the setting of the CRI bit in RAH1, and will be excluded from the address comparison.

Similarly, two comparison values can be programmed in special registers (RAL1, RAL2) for the low address byte. A valid address will be recognized in case the high and low byte of the address field correspond to one of the compare values. Thus, the SCC can be called (addressed) with 6 different address combinations, however, only the logical connection identified through the address combination RAH1/RAL1 will be processed in

Detailed Protocol Description

the auto-mode, all others in the non auto-mode. HDLC frames with address fields that do not match any of the address combinations, are ignored by the SCC.

In the case of a 1-byte address, only **RAL1** and **RAL2** will be used as comparison values. According to the X.25 LAPB protocol, the value in **RAL1** will be interpreted as COMMAND and the value in **RAL2** as RESPONSE.

The address bytes can be masked to allow selective broadcast frame recognition. For further information see **“Receive Address Handling” on Page 88**.

4.1.0.2 Address Mode 2

Characteristics: address recognition, arbitrary window size.

All frames with valid addresses (address recognition identical to auto-mode) are forwarded directly to the RFIFO.

The HDLC control field, I-field data and an additional status byte are temporarily stored in the SCC receive FIFO.

In address mode 2, all frames with a valid address are treated similarly.

The address bytes can be masked to allow selective broadcast frame recognition.

4.1.0.3 Address Mode 1

Characteristics: address recognition high byte.

Only the high byte of a 2-byte address field will be compared. The address byte is compared with the fixed value FE_H or FC_H (group address) as well as with two individually programmable values **RAH1** and **RAH2**. The whole frame excluding the first address byte will be stored in the SCC receive FIFO.

The address bytes can be masked to allow selective broadcast frame recognition.

4.1.0.4 Address Mode 0

Characteristics: no address recognition

No address recognition is performed and each complete frame will be stored in the SCC receive FIFO.

4.1.1 HDLC Receive Data Processing

The following figures give an overview about the management of the received frames in the different HDLC operating modes. The graphics show the actual HDLC frame and how SEROCCO-H interprets the incoming octets. Below that it is shown which octets are stored in the RFIFO and will thus be transferred into memory.

Detailed Protocol Description




Figure 39 HDLC Receive Data Processing in 16 bit Automode




Figure 40 HDLC Receive Data Processing in 8 bit Automode




Figure 41 HDLC Receive Data Processing in Address Mode 2 (16 bit)

Detailed Protocol Description




Figure 42 HDLC Receive Data Processing in Address Mode 2 (8 bit)




Figure 43 HDLC Receive Data Processing in Address Mode 1




Figure 44 HDLC Receive Data Processing in Address Mode 0

option 1)

The address field (8 bit address, 16 bit address or the high byte of a 16 bit address) can optionally be forwarded to the RFIFO (bit 'RADD' in register [CCR3H](#))

option 2)

The 16 bit or 32 bit CRC field can optionally be forwarded to the RFIFO (bit 'RCRC' in register [CCR3H](#))

4.1.2 Receive Address Handling

The Receive Address Low/High Bytes (registers [RAL1/RAH1](#) and [RAL2/RAH2](#)) can be masked on a per bit basis by setting the corresponding bits in the mask registers [AMRAL1/AMRAH1](#) and [AMRAL2/AMRAH2](#). This allows extended broadcast address recognition. Masked bit positions always match in comparison of the received frame address with the respective address fields in the Receive Address Low/High registers.

This feature is applicable to all HDLC protocol modes with address recognition (auto mode, address mode 2 and address mode 1). It is disabled if all bits of mask bit fields [AMRAL1/AMRAH1](#) and [AMRAL2/AMRAH2](#) are set to 'zero' (which is the reset value).

Detection of the fixed group address FE_H or FC_H , if applicable to the selected operating mode, remains unchanged.


As an option in the auto mode, address mode 2 and address mode 1, the 8/16 bit address field of received frames can be pushed to the receive data buffer (first one/two bytes of the frame). This function is especially useful in conjunction with the extended broadcast address recognition. It is enabled by setting control bit 'RADD' in register [CCR3H](#).

4.1.3 HDLC Transmit Data Processing

Two different types of frames can be transmitted:

- I-frames and
- transparent frames

as shown below.



option 2)

Generation of the 16 or 32 bit CRC field can optionally be disabled by setting bit 'XCRC' in register CCR2H, in which case the CRC must be calculated and written into the last 2 or 4 bytes of the transmit FIFO, to immediately proceed closing flag.

Figure 45 SCC Transmit Data Flow (HDLC Modes)

For transmission of I-frames (selected via transmit command 'XIF' in register [CMDRL](#)), the address and control fields are generated autonomously by the SCC and the data in the corresponding transmit data buffer is entered into the information field of the frame. This is possible only if the SCC is operated in [Automode](#).

For (address-) transparent frames, the address and the control fields have to be entered in the transmit data buffer by software. This is possible in all operating modes and used also in auto-mode for sending U-frames.

If bit 'XCRC' in register [CCR2H](#) is set, the CRC checksum will not be generated internally. The checksum has to be provided via the transmit data buffer as the last two or four bytes by software. The transmitted frame will be closed automatically only with a (closing) flag.

Detailed Protocol Description

Note: The SCC does not check whether the length of the frame, i.e. the number of bytes, to be transmitted makes sense according the HDLC protocol or not.

4.1.4 Shared Flags

If the 'Shared Flag' feature is enabled by setting bit 'SFLG' in register [CCR1L](#) the closing flag of a previously transmitted frame simultaneously becomes the opening flag of the following frame if there is one already available in the SCC transmit FIFO.

In receive direction the SCC always expects and handles 'Shared Flags'. 'Shared Zeroes' of consecutive flags are also supported.

4.1.5 One Bit Insertion

Similar to the zero bit insertion (bit stuffing) mechanism, as defined by the HDLC protocol, the SCC offers a feature of inserting/deleting a 'one' after seven consecutive 'zeros' into the transmit/receive data stream, if the serial channel is operating in bus configuration mode. This method is useful if clock recovery is performed by DPLL.

Since only NRZ data encoding is supported in a bus configuration, there are possibly long sequences without edges in the receive data stream in case of successive '0's received, and the DPLL may lose synchronization.

Enabling the one bit insertion feature by setting bit 'OIN' in register [CCR2H](#), it is guaranteed that at least after

- 5 consecutive '1's a '0' will appear (bit stuffing), and after
- 7 consecutive '0's a '1' will appear (one insertion)

and thus a correct function of the DPLL is ensured.

Note: As with the bit stuffing, the 'one insertion' is fully transparent to the user, but it is not in accordance with the HDLC protocol, i.e. it can only be applied in proprietary systems using circuits that also implement this function, such as the PEB 20542 and PEB 20532.

4.1.6 Preamble Transmission

If enabled via bit 'EPT' in register [CCR2H](#), a programmable 8-bit pattern is transmitted with a selectable number of repetitions after Interframe Timefill transmission is stopped and a new frame is ready to be sent out. The 8 bit preamble pattern can be programmed in register [PREAMB](#) and the repetition time in bit field 'PRE' of register [CCR2H](#).

Note: Zero Bit Insertion is disabled during preamble transmission.

4.1.7 CRC Generation and Checking

In HDLC/SDLC mode, error protection is done by CRC generation and checking.

Detailed Protocol Description

In standard applications, CRC-CCITT algorithm is used. The Frame Check Sequence at the end of each frame consists of two bytes of CRC checksum.

If required, the CRC-CCITT algorithm can be replaced by the CRC-32 algorithm, enabled via bit 'C32' in register [CCR1L](#). In this case the Frame Check Sequence consists of four bytes.

Optionally the internal handling of received and transmitted CRC checksum can be influenced via control bits 'RCRC', 'DRCRC' in register [CCR3H](#) and 'XCRC' in register [CCR2H](#).

Receive direction:

If not disabled by setting bit 'DRCRC' (register [CCR3H](#)), the received CRC checksum is always assumed to be in the 2 (CRC-CCITT) or 4 (CRC-32) last bytes of a frame, immediately preceding a closing flag. If bit 'RCRC' is set, the received CRC checksum is treated as data and will be forwarded to the RFIFO, where it precedes the frame status byte. Nevertheless the received CRC checksum is additionally checked for correctness. If CRC checking is disabled with bit [CCR3H](#):DRCRC, the limits for 'Valid Frame' check are modified accordingly (refer to description of the Receive Status Byte, [RSTA](#):VFR).

Transmit direction:

If bit 'XCRC' is set, the CRC checksum is not generated internally. The checksum has to be provided via the transmit data buffer by software. The transmitted frame will only be closed automatically with a (closing) flag.

Note: The SCC does not check whether the length of the frame, i.e. the number of bytes, to be transmitted makes sense or not according the HDLC protocol.

4.1.8 Receive Length Check Feature

The SCC offers the possibility to supervise the maximum length of received frames and to terminate data reception in the case that this length is exceeded.

This feature is controlled via the special Receive Length Check Registers [RLCRL](#)/[RLCRH](#).

The function is enabled by setting bit 'RCE' (Receive Length Check Enable) and the maximum frame length to be checked is programmed via bit field 'RL'. The maximum receive length can be determined as a multiple of 32-byte blocks as follows:

$$\text{MAX_LENGTH} = (\text{RL} + 1) \times 32 ,$$

where RL is the value written to bit field 'RL'. Thus, the maximum length of receive frames can be programmed between 32 and 65536 bytes.

All frames exceeding this length are treated as if they had been aborted by the remote station, i.e. the CPU is informed via

- an 'RME' interrupt generated by the SCC, and
- the receive abort indication 'RAB' in the Receive Status Byte ([RSTA](#)).

Detailed Protocol Description

Additionally an optional 'FLEX' interrupt is generated prior to 'RME', indicating that the maximum receive frame length was exceeded.

Receive operation continues with the beginning of the next receive frame.

4.2 Point-to-Point Protocol (PPP) Modes

PPP (as described in RFC1662) can work over 3 modes: asynchronous HDLC, synchronous HDLC, and octet synchronous. The SEROCCO-H supports bit and octet synchronous HDLC PPP for use over dial-up connections. The octet synchronous mode of PPP protocol (RFC 1662) supports PPP over SONET applications.

The synchronous HDLC PPP modes are submodes of the HDLC mode. The appropriate PPP mode is selected via bit field 'PPPM' in register [CCR2L](#).

The PPP-support hardware allows software to perform segmentation and reassembly of PPP payloads, and allows SEROCCO-H to perform the synchronous HDLC PPP protocol conversions as required for the network interface.

4.2.1 Bit Synchronous PPP

The SEROCCO-H transmits a data block, inserts HDLC Header (Opening Flag), and appends the HDLC Trailer (CRC, Ending Flag). Zero-bit stuffing algorithm is also performed. No character mapping is performed. The bit-synchronous PPP mode differs from the HDLC mode (address mode 0) only in the abort sequence:

HDLC requires at least 7 consecutive '1' bits as abort sequence, whereas PPP requires at least 15 '1' bits.

For receive operation SEROCCO-H monitors the incoming data stream for the Opening Flag (7E Hex) to identify the beginning of a HDLC packet. Subsequent bytes are part of data and are processed as normal HDLC packet including checking of CRC.

4.2.2 Octet Synchronous PPP

The SEROCCO-H transmits a data block, inserts HDLC Header (Opening Flag), and appends the HDLC Trailer (CRC, Ending Flag). Beside this standard HDLC operation, zero-bit stuffing is not performed, but character mapping is performed.

For receive operation SEROCCO-H monitors the incoming data stream for the Opening Flag (7E Hex) to identify the beginning of a HDLC packet. Subsequent bytes are part of data and are processed as normal HDLC packet including checking of CRC. Received mapped characters are unmapped.

The abort sequence consists of the control escape character 7D_H followed by a flag character 7E_H (not stuffed). Between two frames, the interframe time fill character should be programmed to 7E_H by setting bit [CCR2H:ITF](#) to '1'.

Octet alignment is provided through the synchronization pulses in clock mode 5b.

4.2.3 Data Transparency in PPP Mode

When transporting bit-files (as opposed to text files), or compressed files, the characters could easily represent MODEM control characters (such as CTRL-Q, CTRL-S) which the MODEM would not pass through. SEROCCO-H maintains an Async Control Character Map (ACCM) for characters 00-1F Hex. Whenever there is a mapped character in the data stream, the transmitter precedes that character with a control-escape character of 7D_H. After the control-escape, the character itself is transmitted with bit 5 inverted. character e.g. 13_H is mapped to 7D_H, 33_H).

At the receive end, a 7D_H character is discarded and the following character is modified by inverting bit 5 (e.g. if 7D_H, 33_H is received, the 7D_H is discarded and the 33_H is changed to 13_H the original character). This character is received into RFIFO and included in CRC calculation, even if it is not mapped.

The 32 lookup octet values (00_H-1F_H) are stored within the on-chip registers ACCM0..3.

In addition to the ACCM, 4 user programmable characters (especially outside the range 00-1F Hex) can also be mapped using the control-escape sequence described above. These characters are specified in registers UDAC0..3.

The receiver discards all characters which are received unmapped, but expected to be mapped because of ACCM0..3 and UDAC0..3 register contents. If this occurs within an HDLC frame, the unexpected characters are discarded before forwarded to the receive CRC checking unit.

7D_H (control-escape) and 7E_H (flag) octets in the data stream are mapped in general. The sequence of mapping control logic is:

1. 7D_H and 7E_H octets,
2. ACCM0..3,
3. UDAC0..3.

This mechanism is applied to octet synchronous HDLC PPP mode.

Detailed Protocol Description




Figure 46 PPP Mapping/Unmapping Example

4.3 Extended Transparent Mode

Characteristics: fully transparent

When programmed in the extended transparent mode via the [CCR2L](#) register (bits MDS1, MDS0, ADM = '111'), the SCC performs fully transparent data transmission and reception without HDLC framing, i.e. without

- FLAG insertion and deletion
- CRC generation and checking
- bit stuffing.

This feature can be profitably used e.g. for:

- user specific protocol variations
- line state monitoring, or
- test purposes, in particular for monitoring or intentionally generating HDLC protocol rule violations (e.g. wrong CRC)

Character or octet boundary synchronization can be achieved by using clock mode 5 or clock mode 1 with an external receive strobe input to pin CD.

Note: Data is transmitted and received with the least significant bit (LSB) first.

4.4 Procedural Support (Layer-2 Functions)

When operating in the auto mode, the SCC offers a high degree of protocol support. In addition to address recognition, the SCC autonomously processes all (numbered) S- and I-frames (window size 1 only) with either normal or extended control field format (modulo-8 or modulo-128 sequence numbers – selectable via register [CCR2H](#) bit 'MCS').

The following functions will be performed:

- updating of transmit and receive counter
- evaluation of transmit and receive counter
- processing of S commands
- flow control with RR/RNR
- generation of responses
- recognition of protocol errors
- transmission of S commands, if acknowledgement is not received
- continuous status query of remote station after RNR has been received
- programmable timer/repeater functions.

In addition, all unnumbered frames are forwarded directly to the processor. The logical link can be initialized by software at any time (Reset HDLC Receiver by RRES command in register [CMDRH](#)).

Additional logical connections can be operated in parallel by software.

4.4.1 Full-Duplex LAPB/LAPD Operation

Initially (i.e. after RESET), the LAP controllers of the two serial channels are configured to function as a combined (primary/secondary) station, where they autonomously perform a subset of the balanced X.25 LAPB/ISDN LAPD protocol.

Reception of Frames:

The logical processing of received S-frames is performed by the SCC without interrupting the host. The host is merely informed by interrupt of status changes in the remote station (receiver ready / receiver not ready) and protocol errors (unacceptable $N(R)$, or S-frame with I-field).

I-frames are also processed autonomously and checked for protocol errors. The I-frame will not be accepted in the case of sequence errors (no interrupt is forwarded to the host), but is immediately confirmed by an S-response. If the host sets the SCC into a 'receive not ready' status, an I-frame will not be accepted (no interrupt) and an RNR response is transmitted. U-frames are always stored in the RFIFO and forwarded directly to the host. The logical sequence and the reception of a frame in auto mode is illustrated in **Figure 47**.

Note: The state variables $N(S)$, $N(R)$ are evaluated within the window size 1, i.e. the SCC checks only the least significant bit of the receive and transmit counter regardless of the selected modulo count.

Detailed Protocol Description




Figure 47 Processing of Received Frames in Auto Mode

Transmission of Frames:

The SCC autonomously transmits S commands and S responses in the auto mode. Either transparent or I-frames can be transmitted by the user. The software timer has to be operated in the internal timer mode to transmit I-frames. After the frame has been transmitted, the timer is self-started, the XFIFO is inhibited, and the SCC waits for the arrival of a positive acknowledgement. This acknowledgement can be provided by means of an S- or I-frame.

If no positive acknowledgement is received during time t_1 , the SCC transmits an S-command ($p = '1'$), which must be answered by an S-response ($f = '1'$). If the S-response is not received, the process is performed $n1$ times (in HDLC known as N2, refer to register [TIMR3](#)).

Upon the arrival of an acknowledgement or after the completion of this poll procedure the XFIFO is enabled and an interrupt is generated. Interrupts may be triggered by the following:

- message has been positively acknowledged (ALLS interrupt)
- message must be repeated (XMR interrupt)
- response has not been received (TIN interrupt).

In automode, only when the ALLS interrupt has been issued data of a new frame may be provided to the XFIFO!

Upon arrival of an RNR frame, the software timer is started and the status of the remote station is polled periodically after expiration of t_1 , until the status 'receive ready' has been detected. The user is informed via the appropriate interrupt. If no response is received after $n1$ times, a TIN interrupt, and t_1 clock periods thereafter an ALLS interrupt is generated and the process is terminated.

Note: The internal timer mode should only be used in the auto mode.

Transparent frames can be transmitted in all operating modes.

Detailed Protocol Description




Figure 48 Timer Procedure/Poll Cycle

Detailed Protocol Description

Examples

The interaction between SCC and the host during transmission and reception of I-frames is illustrated in the following two figures. The flow control with RR/RNR of I-frames during transmission/reception is illustrated in [Figure 49](#). Both, the sequence of the poll cycle and protocol errors are shown in [Figure 50](#).




Figure 49 Transmission/Reception of I-Frames and Flow Control




Figure 50 Flow Control: Reception of S-Commands and Protocol Errors

Protocol Error Handling:

Depending on the error type, erroneous frames are handled according to [Table 14](#).

Table 14 Error Handling

Frame Type	Error Type	Generated Response	Generated Interrupt	Rec. Status
I	CRC error	–	RME	CRC error
	Aborted	–	RME	Abort
	Unexpected N(S)	S-frame	–	–
	Unexpected N(R)	–	PCE	–
S	CRC error	–	–	–
	Aborted	–	–	–
	Unexpected N(R)	–	PCE	–
	With I-field	–	PCE	–

Note: The station variables (V(S), V(R)) are not changed.

4.4.2 Half-Duplex SDLC-NRM Operation

The LAP controllers of the two serial channels can be configured to function in a half-duplex Normal Response Mode (NRM), where they operate as a slave (secondary) station, by setting the NRM bit in the [CCR2L](#) register of the corresponding channel.

In contrast to the full-duplex LAP B/LAP D operation, where the combined (primary + secondary) station transmits both commands and responses and may transmit data at any time, the NRM mode allows only responses to be transmitted **and** the secondary station may transmit only when instructed to do so by the master (primary) station. The SCC gets the permission to transmit from the primary station via an S-, or I-frame with the poll bit (p) **set**.

The NRM mode can be profitably used in a point-to-multipoint configuration with a fixed master-slave relationship, which guarantees the absence of collisions on the common transmit line. It is the responsibility of the master station to poll the slaves periodically and to handle error situations.

Prerequisite for NRM operation is:

- auto mode with 8-bit address field selected
Register [CCR2L](#) bit fields 'MDS1', 'MDS0', 'ADM' = '000'
- Register [TIMR3](#) bit 'TMD' = '0'
- same transmit and receive addresses, since only responses can be transmitted, i.e.
Register [XAD1](#) = [XAD2](#) and register [RAL1](#) = [RAL2](#) (address of secondary).

Detailed Protocol Description

Note: The broadcast address may be programmed in register [RAL2](#) if broadcasting is required.

In this case registers [RAL1](#) and [RAL2](#) are not equal.

The primary station has to operate in transparent HDLC mode.

Reception of Frames:

The reception of frames functions similarly to the LAPB/LAPD operation (see [“Full-Duplex LAPB/LAPD Operation” on Page 96](#)).

Transmission of Frames:

The SCC does **not** transmit S-, or I-frames if not instructed to do so by the primary station via an S-, or I-frame with the poll bit set.

The SCC can be told to send an I-frame issuing the transmit command 'XIF' in register [CMDRL](#). The transmission of the frame, however, will not be initiated by the SCC until reception of either an

- RR, or
- I-frame

with poll bit set ($p = '1'$).

After the frame has been transmitted (with the final bit set), the host has to wait for an ALLS or XMR interrupt.

A secondary does not poll the primary for acknowledgements, thus timer supervision must be done by the primary station.

Upon the arrival of an acknowledgement the SCC transmit FIFO is enabled and an interrupt is forwarded to the host, either the

- message has been positively acknowledged (ALLS interrupt), or the
- message must be repeated (XMR interrupt).

Additionally, the on-chip timer can be used **under host control** to provide timer recovery of the secondary if no acknowledgements are received at all.

Note: A secondary will transmit transparent frames only if the permission to send is given by receiving an S-frame or I-frame with poll bit set ($p = '1'$).

Examples:

A few examples of SCC/host interaction in the case of normal response mode (NRM) mode are shown in [Figure 51](#) and [Figure 52](#).

Detailed Protocol Description




Figure 51 No Data to Send: Data Reception/Transmission




Figure 52 Data Transmission (without error), Data Transmission (with error)

4.4.3 Signaling System #7 (SS7) Operation

The SEROCCO-H supports the signaling system #7 (SS7) which is described in ITU-Q.703. SS7 support must be activated by setting bit 'ESS7' in register [CCR3L](#).

Detailed Protocol Description

Receive

The SS7 protocol is supported by the following hardware features in receive direction:

- Recognition of Signaling Unit type
- Discard of repeatedly received FISUs and optionally of LSSUs if content is unchanged
- Check if the length of the received signaling unit is at least six octets (including the opening flag)
- Check if the signal information field of a received signaling unit consists of more than 272 octets (enabled with bit [CCR3L.ELC](#)). In this case, reception of the current signaling unit will be aborted.
- Counting and processing of errored signaling units

In order to reduce the microprocessor load, Fill In Signaling Units (FISUs) are processed automatically. By examining the length indicator of a received Signal Unit (SU) SEROCCO-H decides whether a FISU has been received. Consecutively received FISUs will be compared and not stored in the RFIFO, if the content is equal to the previous one. The same applies to Link Status Signaling Units (LSSUs), if enabled with bit [CCR3L.CSF](#). The different types of Signaling Units as Message Signaling Unit (MSU), Link Status Signaling Unit (LSSU) and Fill-In Signaling Units (FISU) are indicated in the [RSTA](#) byte (bit field 'SU'), which is automatically added to the RFIFO with each received Signaling Unit. The complete Signaling Unit except start and end flags is stored in the receive FIFO. The functions of bits [CCR3H.RCRC](#) and [CCR3H.RADD](#) are also valid in SS7 mode, with bit 'RADD' related to BSN (backward sequence number) and FSN (forward sequence number).

Errored signaling units are counted and processed according to ITU-T Q.703. The SU counter and errored-SU counter are reset by setting [CMDRH.RSUC](#) to '1'. The error threshold can be selected to be 64 (default) or 32 by clearing/setting bit [CCR3L.SUET](#). If the defined error limit is exceeded, an interrupt ([ISR1.SUEX](#)) is generated, if not masked by bit [IMR1.SUEX](#).

Transmit

In transmit direction, following features are supported:

- single or repetitive transmission of signaling units
- automatic generation of Fill-In Signaling Units (FISU)

Each Signaling Unit (SU) written to the transmit FIFO (XFIFO) will be sent once or repeatedly including flags, CRC checksum and stuffed bits. After e.g. an MSU has been transmitted completely, SEROCCO-H optionally starts sending of Fill In Signaling Units (FISUs) containing the forward sequence number (FSN) and the backward sequence number (BSN) of the previously transmitted signaling unit. Setting bit [CCR3L.AFX](#) to '1' causes FISUs to be sent continuously if no Signaling Unit is to be transmitted from XFIFO. After a new signaling unit has been written to the XFIFO and a transmission has been initiated, the current FISU is completed and the new SU is sent. After this,

Detailed Protocol Description

transmission of FISUs continues. The internally generated FISUs contain FSN and BSN of the last transmitted signaling unit written to XFIFO.

Using [CMDRL.XREP='1'](#), the contents of XFIFO (1..32 bytes) can be sent continuously. This cyclic transmission can be stopped with the [CMDRL.XRES](#) command.

5 Register Description

5.1 Register Overview

The SEROCCO-H global registers are used to configure and control the Serial Communication Controllers (SCCs), General Purpose Pins (GPP) and DMA operation.

All registers are 8-bit organized registers, but grouped and optimized for 16 bit access. 16 bit access (P-TQFP-100-3 package) is supported to even addresses only.

Table 15 provides an overview about all on-chip registers:

Table 15 Register Overview

Offset Ch		Register		Res Val	Meaning	Page
A	B	read	write			
Global registers:						
00 _H		GCMDBR		00 _H	Global Command Register	111
01 _H		GMODE		0B _H	Global Mode Register	112
02 _H		Reserved				
03 _H		GSTAR		00 _H	Global Status Register	114
04 _H		GPDIRL		07 _H	GPP Direction Register (Low Byte)	116
05 _H		GPDIRH		FF _H	GPP Direction Register (High Byte)	116
06 _H		GPDATL		-	GPP Data Register (Low Byte)	118
07 _H		GPDATH		-	GPP Data Register (High Byte)	118
08 _H		GPIML		07 _H	GPP Interrupt Mask Register (Low Byte)	120
09 _H		GPIMH		FF _H	GPP Interrupt Mask Register (High Byte)	120
0A _H		GPISL		00 _H	GPP Interrupt Status Register (Low Byte)	122
0B _H		GPISH		00 _H	GPP Interrupt Status Register (High Byte)	122
0C _H		DCMDR		00 _H	DMA Command Register	124
0D _H		Reserved				
0E _H		DISR		00 _H	DMA Interrupt Status Register	125
0F _H		DIMR		77 _H	DMA Interrupt Mask Register	127
Channel specific registers:						
10 _H	60 _H	RFIFO	XFIFO	-	Receive/Transmit FIFO (Low Byte)	128
11 _H	61 _H			-	Receive/Transmit FIFO (High Byte)	128

Register Description

Table 15 **Register Overview** (cont'd)

Offset Ch		Register		Res Val	Meaning	Page
A	B	read	write			
12 _H	62 _H	STARL		00 _H	Status Register (Low Byte)	131
13 _H	63 _H	STARH		10 _H	Status Register (High Byte)	131
14 _H	64 _H	CMDRL		00 _H	Command Register (Low Byte)	135
15 _H	65 _H	CMDRH		00 _H	Command Register (High Byte)	135
16 _H	66 _H	CCR0L		00 _H	Channel Configuration Register 0 (Low Byte)	139
17 _H	67 _H	CCR0H		00 _H	Channel Configuration Register 0 (High Byte)	139
18 _H	68 _H	CCR1L		00 _H	Channel Configuration Register 1 (Low Byte)	143
19 _H	69 _H	CCR1H		00 _H	Channel Configuration Register 1 (High Byte)	143
1A _H	6A _H	CCR2L		00 _H	Channel Configuration Register 2 (Low Byte)	148
1B _H	6B _H	CCR2H		00 _H	Channel Configuration Register 2 (High Byte)	148
1C _H	6C _H	CCR3L		00 _H	Channel Configuration Register 3 (Low Byte)	153
1D _H	6D _H	CCR3H		00 _H	Channel Configuration Register 3 (High Byte)	153
1E _H	6E _H	PREAMB		00 _H	Preamble Register	157
1F _H	6F _H	<i>Reserved</i>				
20 _H	70 _H	ACCM0		00 _H	PPP ASYNC Control Character Map 0	158
21 _H	71 _H	ACCM1		00 _H	PPP ASYNC Control Character Map 1	158
22 _H	72 _H	ACCM2		00 _H	PPP ASYNC Control Character Map2	159
23 _H	73 _H	ACCM3		00 _H	PPP ASYNC Control Character Map 3	159
24 _H	74 _H	UDAC0		7E _H	User Defined PPP ASYNC Control Character Map 0	161
25 _H	75 _H	UDAC1		7E _H	User Defined PPP ASYNC Control Character Map 1	161
26 _H	76 _H	UDAC2		7E _H	User Defined PPP ASYNC Control Character Map 2	162

Register Description

Table 15 **Register Overview** (cont'd)

Offset Ch		Register		Res Val	Meaning	Page
A	B	read	write			
27 _H	77 _H	UDAC3		7E _H	User Defined PPP ASYNC Control Character Map 3	162
28 _H	78 _H	TTSA0		00 _H	Transmit Time Slot Assignment Register 0	164
29 _H	79 _H	TTSA1		00 _H	Transmit Time Slot Assignment Register 1	164
2A _H	7A _H	TTSA2		00 _H	Transmit Time Slot Assignment Register 2	165
2B _H	7B _H	TTSA3		00 _H	Transmit Time Slot Assignment Register 3	165
2C _H	7C _H	RTSA0		00 _H	Receive Time Slot Assignment Register 0	167
2D _H	7D _H	RTSA1		00 _H	Receive Time Slot Assignment Register 1	167
2E _H	7E _H	RTSA2		00 _H	Receive Time Slot Assignment Register 2	168
2F _H	7F _H	RTSA3		00 _H	Receive Time Slot Assignment Register 3	168
30 _H	80 _H	PCMTX0		00 _H	PCM Mask Transmit Direction Register 0	170
31 _H	81 _H	PCMTX1		00 _H	PCM Mask Transmit Direction Register 1	170
32 _H	82 _H	PCMTX2		00 _H	PCM Mask Transmit Direction Register 2	171
33 _H	83 _H	PCMTX3		00 _H	PCM Mask Transmit Direction Register 3	171
34 _H	84 _H	PCMRX0		00 _H	PCM Mask Receive Direction Register 0	173
35 _H	85 _H	PCMRX1		00 _H	PCM Mask Receive Direction Register 1	173
36 _H	86 _H	PCMRX2		00 _H	PCM Mask Receive Direction Register 2	174
37 _H	87 _H	PCMRX3		00 _H	PCM Mask Receive Direction Register 3	174
38 _H	88 _H	BRRL		00 _H	Baud Rate Register (Low Byte)	176
39 _H	89 _H	BRRH		00 _H	Baud Rate Register (High Byte)	176
3A _H	8A _H	TIMR0		00 _H	Timer Register 0	178
3B _H	8B _H	TIMR1		00 _H	Timer Register 1	178
3C _H	8C _H	TIMR2		00 _H	Timer Register 2	179
3D _H	8D _H	TIMR3		00 _H	Timer Register 3	179
3E _H	8E _H	XAD1		00 _H	Transmit Address 1 Register	182
3F _H	8F _H	XAD2		00 _H	Transmit Address 2 Register	182
40 _H	90 _H	RAL1		00 _H	Receive Address 1 Low Register	184
41 _H	91 _H	RAH1		00 _H	Receive Address 1 High Register	184
42 _H	92 _H	RAL2		00 _H	Receive Address 2 Low Register	185
43 _H	93 _H	RAH2		00 _H	Receive Address 2 High Register	185

Register Description

Table 15 **Register Overview** (cont'd)

Offset Ch		Register		Res Val	Meaning	Page
A	B	read	write			
44 _H	94 _H	AMRAL1		00 _H	Mask Receive Address 1 Low Register	187
45 _H	95 _H	AMRAH1		00 _H	Mask Receive Address 1 High Register	187
46 _H	95 _H	AMRAL2		00 _H	Mask Receive Address 2 Low Register	188
47 _H	96 _H	AMRAH2		00 _H	Mask Receive Address 2 High Register	188
48 _H	98 _H	RLCRL		00 _H	Receive Length Check Register (Low Byte)	190
49 _H	99 _H	RLCRH		00 _H	Receive Length Check Register (High Byte)	190
4A _H	9A _H	Reserved				
...						
4F _H	9F _H					
50 _H	A0 _H	ISR0		00 _H	Interrupt Status Register 0	192
51 _H	A1 _H	ISR1		00 _H	Interrupt Status Register 1	192
52 _H	A2 _H	ISR2		00 _H	Interrupt Status Register 2	193
53 _H	A3 _H	Reserved				
54 _H	A4 _H	IMR0		FF _H	Interrupt Mask Register 0	198
55 _H	A5 _H	IMR1		FF _H	Interrupt Mask Register 1	198
56 _H	A6 _H	IMR2		03 _H	Interrupt Mask Register 2	199
57 _H	A7 _H	Reserved				
58 _H	A8 _H	RSTA		00 _H	Receive Status Byte	201
59 _H	A9 _H	Reserved				
...						
5F _H	AF _H					
Channel specific DMA registers:						
B0 _H	CA _H	Reserved				
...						
B7 _H	D1 _H					
B8 _H	D2 _H	XBCL		00 _H	Transmit Byte Count (Low Byte)	206
B9 _H	D3 _H	XBCH		00 _H	Transmit Byte Count (High Byte)	206

Register Description

Table 15 **Register Overview** (cont'd)

Offset Ch		Register		Res Val	Meaning	Page
A	B	read	write			
BA _H	D4 _H	Reserved				
...						
C3 _H	DD _H					
C4 _H	DE _H	RMBSL		00 _H	Receive Maximum Buffer Size (Low Byte)	208
C5 _H	DF _H	RMBSH		00 _H	Receive Maximum Buffer Size (High Byte)	208
C6 _H	E0 _H	RBCL		00 _H	Receive Byte Count (Low Byte)	210
C7 _H	E1 _H	RBCH		00 _H	Receive Byte Count (High Byte)	210
C8 _H	E2 _H	Reserved				
C9 _H	E3 _H	Reserved				
Miscellaneous:						
E4 _H	Reserved					
...						
EB _H						
EC _H	VER0		03 _H	Version Register 0	212	
ED _H	VER1		F0 _H	Version Register 1	212	
EE _H	VER2		05 _H	Version Register 2	213	
EF _H	VER3		20 _H	Version Register 3	213	

5.2 Detailed Register Description

5.2.1 Global Registers

Each register description is organized in three parts:

- a head with general information about reset value, access type (read/write), offset address and usual handling;
- a table containing the bit information (name of bit positions);
- a section containing the detailed description of each bit.

Register 1 GCMDR Global Command Register

CPU Accessibility: **read/write**

Reset Value: **00_H**

Offset Address: **00_H**

typical usage: written by CPU,
 evaluated by SEROCCO-H

Bit	7	6	5	4	3	2	1	0
	Global Command Bits							
	0	0	0	0	0	0	0	SWR

SWR Software Reset Command

Self clearing command bit:

bit='0' No software reset command is issued.

bit='1' Causes SEROCCO-H to perform a complete reset
 identical to hardware reset.

Register Description (GMode)

Register 2 GMODE Global Mode Register

CPU Accessibility: **read/write**
Reset Value: **0B_H**
Offset Address: **01_H**
typical usage: written by CPU
 evaluated by SEROCCO-H

Bit	7	6	5	4	3	2	1	0
	DMA and Global Control							
	0	EDMA	IPC(1:0)	OSCPD	0	DSHP	GIM	

EDMA Enable External DMA Support

This bit field controls the DMA operation mode:

EDMA='0' The external DMA controller support functions are disabled. SEROCCO-H is operated in standard register access controlled mode.

EDMA='1' External DMA controller support functions are enabled.

IPC(1:0) Interrupt Pin Characteristic

These bits control the characteristic of interrupt output pin INT/ $\overline{\text{INT}}$:

IPC(1:0) Output Function:
'00' Open Drain active low
'01' Push/Pull active low
'10' *Reserved.*
'11' Push/Pull active high

Register Description (GMODE)

OSCPD

Oscillator Power Down

Setting this bit to '0' enables the internal oscillator. For power saving purposes (especially if clock modes are used which do not need the internal oscillator) this bit may remain set to '1'.

OSCPD='0' The internal oscillator is active.

OSCPD='1' The internal oscillator is in power down mode.

Note: After reset this bit is set to '1', i.e. the oscillator is in power down mode!

DSHP

Disable Shaper

This bit has to be set to '0' if the shaping function in the oscillator unit is desired. The shaper amplifies the oscillator signal and improves the slope of the clock edges.

DSHP='0' Shaper is enabled. Recommended setting if a crystal is connected to pins XTAL1/XTAL2.

DSHP='1' Shaper is disabled (bypassed). Recommended setting if
- a TTL level clock signal is supplied to pin XTAL1
- the oscillator unit is unused

Note: After reset this bit is set to '1', i.e. the shaper is disabled!

GIM

Global Interrupt Mask

This bits disables all interrupt indications via pin INT/ $\overline{\text{INT}}$. Internal operation (interrupt generation, interrupt status register update,...) is not affected.

If set, pin INT/ $\overline{\text{INT}}$ immediately changes or remains in inactive state.

GIM='0' Global interrupt mask is cleared. Pin INT/ $\overline{\text{INT}}$ is controlled by the internal interrupt control logic and activated as long as at least one unmasked interrupt indication is pending (not yet confirmed by read access to corresponding interrupt status register).

GIM='1' Global interrupt mask is set. Pin INT/ $\overline{\text{INT}}$ remains inactive.

Note: After reset this bit is set to '1', i.e. all interrupts are disabled!

Register Description (GSTAR)

Register 3 **GSTAR** **Global Status Register**

CPU Accessibility: **read only**

Reset Value: **00_H**

Offset Address: **03_H**

typical usage: written by SEROCCO-H evaluated by CPU

Bit	7	6	5	4	3	2	1	0
	Global Interrupt Status Information							
	GPI	DMI	ISA2	ISA1	ISA0	ISB2	ISB1	ISB0

GPI **General Purpose Port Indication** (-)

This bit indicates, that a GPP port interrupt indication is pending:

GPI='0' No general purpose port interrupt indication is pending.

GPI='1' General purpose port interrupt indication is pending. The source for this interrupt can be further determined by reading registers [GPISL/GPISH](#) (refer to page 5-122).

DMI **DMA Interrupt Indication** (-)

This bit indicates, that a DMA interrupt indication is pending:

DMI='0' No DMA interrupt indication is pending.

DMI='1' DMA interrupt indication is pending. The source for this interrupt (channel A/B, receive/transmit) can be further determined by reading register [DISR](#) (refer to page 5-125).

Register Description (GSTAR)

ISA2	Channel A Interrupt Status Register 2
ISA1	Channel A Interrupt Status Register 1
ISA0	Channel A Interrupt Status Register 0
ISB2	Channel B Interrupt Status Register 2
ISB1	Channel B Interrupt Status Register 1
ISB0	Channel B Interrupt Status Register 0

These bits indicate, that an interrupt indication is pending in the corresponding interrupt status register(s) [ISR0/ISR1/ISR2](#) of the serial communication controller (SCC):

bit='0'	No interrupt indication is pending.
bit='1'	An interrupt indication is pending.

Register Description (GPDIRL)

Register 4 GPDIRL GPP Direction Register (Low Byte)

CPU Accessibility: **read/write**

Reset Value: **07_H**

Offset Address: **04_H**

typical usage: written by CPU, evaluated by SEROCCO-H

Bit	7	6	5	4	3	2	1	0
	GPP I/O Direction Control							
	0	0	0	0	0	GP10DIR	GP9DIR	GP8DIR

Register 5 GPDIRH GPP Direction Register (High Byte)

CPU Accessibility: **read/write**

Reset Value: **FF_H**

Offset Address: **05_H**

typical usage: written by CPU evaluated by SEROCCO-H

Bit	7	6	5	4	3	2	1	0
	GPP I/O Direction Control							
	1	GP6DIR	1	1	1	GP2DIR	GP1DIR	GP0DIR

Register Description (GPDIRH)

GPnDIR	GPP Pin n Direction Control	(-)
	This bit selects between input and output function of the corresponding GPP pin:	
	bit = '0'	output
	bit = '1'	input (reset value)

Register Description (GPDATL)

Register 6 GPDATL GPP Data Register (Low Byte)

CPU Accessibility: **read/write**

Reset Value: **-**

Offset Address: **06_H**

typical usage: written by CPU(outputs) and SEROCCO-H(inputs),
evaluated by SEROCCO-H(outputs) and CPU(inputs)

Bit	7	6	5	4	3	2	1	0
	GPP Data I/O							
	-	-	-	-	-	GP10DAT	GP9DAT	GP8DAT

Register 7 GPDATH GPP Data Register (High Byte)

CPU Accessibility: **read/write**

Reset Value: **-**

Offset Address: **07_H**

typical usage: written by CPU(outputs) and SEROCCO-H(inputs),
evaluated by SEROCCO-H(outputs) and CPU(inputs)

Bit	7	6	5	4	3	2	1	0
	GPP Data I/O							
	-	GP6DAT	-	-	-	GP2DAT	GP1DAT	GP0DAT

Register Description (GPDATH)

GPnDAT	GPP Pin n Data I/O Value	(-)
---------------	---------------------------------	------------

This bit indicates the value of the corresponding GPP pin:

bit = '0'	If direction is input: input level is 'low'; if direction is output: output level is 'low'.
-----------	--

bit = '1'	If direction is input: input level is 'high'; if direction is output: output level is 'high'.
-----------	--

Register Description (GPIML)

Register 8 **GPIML** **GPP Interrupt Mask Register (Low Byte)**

CPU Accessibility: **read/write**

Reset Value: **07_H**

Offset Address: **08_H**

typical usage: written by CPU, evaluated by SEROCCO-H

Bit	7	6	5	4	3	2	1	0
	GPP Interrupt Mask Bits							
	0	0	0	0	0	GP10IM	GP9IM	GP8IM

Register 9 **GPIMH** **GPP Interrupt Mask Register (High Byte)**

CPU Accessibility: **read/write**

Reset Value: **FF_H**

Offset Address: **09_H**

typical usage: written by CPU, evaluated by SEROCCO-H

Bit	7	6	5	4	3	2	1	0
	GPP Interrupt Mask Bits							
	1	GP6IM	1	1	1	GP2IM	GP1IM	GP0IM

Register Description (GPIMH)**GPnIM GPP Pin n Interrupt Mask (-)**

This bit controls the interrupt mask of the corresponding GPP pin:

bit = '0' Interrupt generation is enabled. An interrupt is generated on any state transition of the corresponding port pin (inputs).

bit = '1' Interrupt generation is disabled (reset value).

Register Description (GPISL)

Register 10 GPISL GPP Interrupt Status Register (Low Byte)

CPU Accessibility: **read only**

Reset Value: **00_H**

Offset Address: **0A_H**

typical usage: written by SEROCCO-H, read and evaluated by CPU

Bit	7	6	5	4	3	2	1	0
	GPP Interrupt Status Bits							
	0	0	0	0	0	GP10I	GP9I	GP8I

Register 11 GPISH GPP Interrupt Status Register (High Byte)

CPU Accessibility: **read only**

Reset Value: **00_H**

Offset Address: **0B_H**

typical usage: written by SEROCCO-H, read and evaluated by CPU

Bit	7	6	5	4	3	2	1	0
	GPP Interrupt Status Bits							
	0	GP6I	0	0	0	GP2I	GP1I	GP0I

Register Description (GPISH)

GPnI	GPP Pin n Interrupt Indiction	(-)
	This bit indicates if an interrupt event occurred on the corresponding GPP pin:	
	bit = '0'	No interrupt indication is pending at this pin (no state transition has occurred).
	bit = '1'	An interrupt indication is pending (a state transition occurred). The interrupt indication is cleared after read access.

Register Description (DCMDR)

Register 12 DCMDR DMA Command Register

CPU Accessibility: **read/write**

Reset Value: **00_H**

Offset Address: **0C_H**

typical usage: written by CPU, evaluated by SEROCCO-H

Bit	7	6	5	4	3	2	1	0
	DMA Controller Reset Command Bits							
	RDTB	0	RDRB	0	RDTA	0	RDRA	0

RDTB Reset DMA Transmit Channel B

RDRB Reset DMA Receive Channel B

RDTA Reset DMA Transmit Channel A

RDRA Reset DMA Receive Channel A

Self-clearing command bit.

These bits bring the external DMA support logic to the reset state:

bit='0' No reset is performed.

bit='1' Reset is performed.

Register Description (DISR)

Register 13 DISR DMA Interrupt Status Register

CPU Accessibility: **read only**

Reset Value: **00_H**

Offset Address: **0E_H**

typical usage: written by SEROCCO-H, evaluated by CPU

Bit	7	6	5	4	3	2	1	0
	DMA Interrupt Status Register							
	0	RFBF	RDTEB	TDTEB	0	RBFA	RDTEA	TDTEA

Note: Interrupt indications are stored even if masked in register [DIMR](#). Pending interrupts get presented to the system as soon as they get unmasked.

RFBF Receive Buffer Full Channel B

RBFA Receive Buffer Full Channel A

If a receive buffer size is defined in registers [RMBSL/RMBSH](#) and during reception the end of the receive buffer is reached this interrupt is generated indicating that the receive buffer is full. If the external DMA controller supports length protection for receive buffers itself this interrupt is obsolete. In that case, the receive buffer length check can be disabled by setting bit [RMBSH:DRMBS](#) to '1'.

RDTEB Receive DMA Transfer End Channel B

RDTEA Receive DMA Transfer End Channel A

This bit set to '1' indicates that a DMA transfer of receive data is finished and the receive data is completely moved to the corresponding receive buffer in host memory.

Register Description (DISR)**TDTEB Transmit DMA Transfer End Channel B****TDTEA Transmit DMA Transfer End Channel A**

This bit set to '1' indicates that the data is completely moved from the transmit buffer to the on-chip transmit FIFO, i.e. the transmit byte count programmed in registers [XBCL](#)/[XBCH](#) is reached.

Register Description (DIMR)

Register 14 DIMR DMA Interrupt Mask Register

CPU Accessibility: **read/write**

Reset Value: **77_H**

Offset Address: **0F_H**

typical usage:

Bit	7	6	5	4	3	2	1	0
	DMA Interrupt Mask Register							
	0	MRBFB	MRDTEB	MTDTEB	0	MRBFA	MRDTEA	MTDTEA

MRBFB Mask Receive Buffer Full Interrupt Channel B

MRBFA Mask Receive Buffer Full Interrupt Channel A

MRDTEB Mask Receive DMA Transfer End Interrupt Channel B

MRDTEA Mask Receive DMA Transfer End Interrupt Channel A

MTDTEB Mask Transmit DMA Transfer End Interrupt Channel B

MTDTEA Mask Transmit DMA Transfer End Interrupt Channel A

If a bit in this interrupt mask register is set to '1', the corresponding interrupt is not generated and not indicated in the corresponding bit position in the [DISR](#) register. After reset all interrupts are masked.

Register Description (FIFOL)

5.2.2 Channel Specific SCC Registers

Each register description is organized in three parts:

- a head with general information about reset value, access type (read/write), channel specific offset addresses and usual handling;
- a table containing the bit information (name of bit positions);
- a section containing the detailed description of each bit.

Register 15 FIFOL Receive/Transmit FIFO (Low Byte)

CPU Accessibility: **read/write**

Reset Value: -

Channel A Channel B

Offset Address: **10_H** **60_H**

typical usage: XFIFO: written by CPU, evaluated by SEROCCO-H
 RFIFO: written by SEROCCO-H, evaluated by CPU

Bit	7	6	5	4	3	2	1	0
	RFIFO/XFIFO Access Low Byte							
	FIFO(7:0)							

Register 16 FIFOH Receive/Transmit FIFO (High Byte)

CPU Accessibility: **read/write**

Reset Value: -

Channel A Channel B

Offset Address: **11_H** **61_H**

typical usage: XFIFO: written by CPU, evaluated by SEROCCO-H
 RFIFO: written by SEROCCO-H, evaluated by CPU

Bit	7	6	5	4	3	2	1	0
	RFIFO/XFIFO Access High Byte							
	FIFO(15:8)							

Register Description (FIFOH)

Receive FIFO (RFIFO)

Reading data from the RFIFO can be done in 8-bit (byte) or 16-bit (word) accesses, depending on the selected microprocessor bus width using signal 'WIDTH'. In 16-bit bus mode only 16-bit accesses to RFIFO are allowed. Only for a frame with odd byte count the last access can be an 8-bit access.

Note: The 'WIDTH' signal is available for the P-TQFP-100-3 package only. With the P-LFBGA-80-2 package only 8-bit accesses are supported.

The size of the accessible part of RFIFO is determined by programming the RFIFO threshold level in bit field [CCR3H.RFTH\(1:0\)](#). The threshold can be adjusted to 32 (reset value), 16, 4 or 2 bytes.

- Interrupt Controlled Data Transfer ([GMODE.EDMA=0](#))

Up to 32 bytes/16 words of received data can be read from the RFIFO following an RPF or an RME interrupt (see [ISR0](#) register). The address provided during an RFIFO read access is not incremental; it is always 10_H for channel A or 60_H for channel B.

RPF Interrupt: This interrupt indicates that the adjusted receive threshold level is reached. The message is not yet complete. A fix number of bytes, dependent from the threshold level, has to be read.

RME Interrupt: The message is completely received. The number of valid **bytes** is determined by reading the [RBCL](#), [RBCH](#) registers.

The content of the RFIFO is released by issuing the "Receive Message Complete" command ([CMDRH.RMC](#)).

- DMA Controlled Data Transfer ([GMODE.EDMA=1](#))

If DMA operation is enabled, the SEROCCO-H autonomously requests data transfer by asserting the DRR line to the external DMA controller. The DRR line remains active until the beginning of the last receive data byte/word transfer. For a detailed description of the external DMA interface operation refer to **"External DMA Controller Support" on Page 80**.

Transmit FIFO (XFIFO)

Writing data to the XFIFO can be done in 8-bit (byte) or 16-bit (word) accesses, depending on the selected microprocessor bus width using signal 'WIDTH'. In 16-bit bus mode only 16-bit accesses to XFIFO are allowed. Only for a frame with odd byte count the last access must be an 8-bit access.

Note: The 'WIDTH' signal is available for the P-TQFP-100-3 package only. With the P-LFBGA-80-2 package only 8-bit accesses are supported.

- Interrupt Controlled Data Transfer ([GMODE.EDMA=0](#))

Following an XPR (or an ALLS) interrupt, up to 32 bytes/16 words of new transmit data can be written into the XFIFO. Transmit data can be released for transmission with an

Register Description (FIFOH)

XTF command. The address provided during an XFIFO write access is not incremental; it is always 10_H for channel A or 60_H for channel B.

- DMA Controlled Data Transfer ([GMODE.EDMA='1'](#))

If DMA operation is enabled, the SEROCCO-H autonomously requests data transfer to the XFIFO by asserting the DRT line to the external DMA controller. The DRT line remains active until the beginning of the last transmit data byte/word transfer. For a detailed description of the external DMA interface operation refer to [“External DMA Controller Support” on Page 80](#).

Register Description (STARL)

Register 17 STARL Status Register (Low Byte)

CPU Accessibility: **read only**
Reset Value: **00_H**
Channel A Channel B
Offset Address: **12_H** **62_H**
typical usage: updated by SEROCCO-H
read and evaluated by CPU

Bit	7	6	5	4	3	2	1	0
	Command Status				Transmitter Status			
	XREPE	0	0	CEC	0	XDOV	XFW	CTS

Register 18 STARH Status Register (High Byte)

CPU Accessibility: **read only**
Reset Value: **10_H**
Channel A Channel B
Offset Address: **13_H** **63_H**
typical usage: updated by SEROCCO-H
read and evaluated by CPU

Bit	7	6	5	4	3	2	1	0
	Receiver Status					Automode Status		
	0	0	CD	RLI	DPLA	WFA	XRNR	RRNR

Register Description (STARH)

XREPE Transmit Repetition Executing

XREPE='0' No transmit repetition command is in execution.

XREPE='1' A XREP command (register [CMDRL](#)) is currently in execution.

CEC Command Executing

CEC='0' No command is currently in execution. The command registers [CMDRL/CMDRH](#) can be written by CPU.

CEC='1' A command (written previously to registers [CMDRL/CMDRH](#)) is currently in execution. No further command can be written to registers [CMDRL/CMDRH](#) by CPU.

Note: CEC will stay active if the SCC is in power-down mode or if no serial clock, needed for command execution, is available.

XDOV Transmit FIFO Data Overflow

XDOV='0' Less than or equal to 32 bytes have been written to the XFIFO.

XDOV='1' More than 32 bytes have been written to the XFIFO. This bit is reset by:

- a transmitter reset command 'XRES'
- or when all bytes in the accessible half of the XFIFO have been moved into the inaccessible half.

XFW Transmit FIFO Write Enable

XFW='0' The XFIFO is not able to accept further transmit data.

XFW='1' Transmit data can be written to the XFIFO.

CTS $\overline{\text{CTS}}$ (Clear To Send) Input Signal State

CTS='0' $\overline{\text{CTS}}$ input signal is inactive (high level)

CTS='1' $\overline{\text{CTS}}$ input signal is active (low level)

Note: A transmit clock is necessary to detect the input level of $\overline{\text{CTS}}$. Optionally this input can be programmed to generate an interrupt on signal level changes.

Register Description (STARH)

CD

CD (Carrier Detect) Input Signal State

CD='0' CD input signal is low.

CD='1' CD input signal is high.

Note: Optionally this input can be programmed to generate an interrupt on signal level changes.

RLI

Receive Line Inactive

This bit indicates that neither flags as interframe time fill nor data are being received via the receive line.

RLI='0' Receive line is active, no constant high level is detected.

RLI='1' Receive line is inactive, i.e. more than 7 consecutive '1' are detected on the line.

Note: A receive clock must be provided in order to detect the receive line state.

DPLA

DPLL Asynchronous

This bit is only valid if the receive clock is recovered by the DPLL and FM0, FM1 or Manchester data encoding is selected. It is set when the DPLL has lost synchronization. In this case reception is disabled (receive abort condition) until synchronization has been regained. In addition transmission is interrupted in all cases where transmit clock is derived from the DPLL (clock mode 3a, 7a). Interruption of transmission is performed the same way as on deactivation of the $\overline{\text{CTS}}$ signal.

DPLA='0' DPLL is synchronized.

DPLA='1' DPLL is asynchronous (re-synchronization process is started automatically).

WFA

Wait For Acknowledgement

This status bit is significant in Automode only. It indicates whether the Automode state machine expects an acknowledging I- or S-Frame for a previously sent I-Frame.

WFA='0' No acknowledge I/S-Frame is expected.

WFA='1' The Automode state machine is waiting for an acknowledging S- or I-Frame.

Register Description (STARH)**XRNR****Transmit RNR Status**

This status bit is significant in Automode only. It indicates the receiver status of the local station (SCC).

XRNR='0' The receiver is ready and will automatically answer poll-frames with a S-Frame with 'receiver-ready' indication.

XRNR='1' The receiver is NOT ready and will automatically answer poll-frames with a S-Frame with a 'receiver-not-ready' indication.

RRNR**Received RNR (Receiver Not Ready) Status**

This status bit is significant in Automode only. It indicates the receiver status of the remote station.

RRNR='0' The remote station receiver is ready.

RRNR='1' The remote receiver is NOT ready.
(A 'receiver-not-ready' indication was received from the remote station)

Register Description (CMDRL)

Register 19 CMDRL Command Register (Low Byte)

CPU Accessibility: **read/write**

Reset Value: **00_H**

Channel A Channel B

Offset Address: **14_H** **64_H**

typical usage: written by CPU, evaluated by SEROCCO-H

Bit	7	6	5	4	3	2	1	0
	Timer		Transmitter Commands					
	STI	TRES	XIF	XRES	XF	XME	XREP	0

Register 20 CMDRH Command Register (High Byte)

CPU Accessibility: **read/write**

Reset Value: **00_H**

Channel A Channel B

Offset Address: **15_H** **65_H**

typical usage: written by CPU, evaluated by SEROCCO-H

Bit	7	6	5	4	3	2	1	0
	Receiver Commands							
	RMC	RNR	0	0	RSUC	0	0	RRES

The command register contains self-clearing command bits. The command bits read a '1' until the corresponding command is executed completely.

For a write access to the register, the new value gets OR'ed with the current register contents.

The 'CEC' bit in register [STARL/STARH](#) is the OR-function over all command bits.

Register Description (CMDRH)

STI

Start Timer Command

Self-clearing command bit:

HDLC Automode:

In HDLC Automode the timer is used internally for the autonomous protocol support functions. The timer is started automatically by the SCC when an I-Frame is sent out and needs to be acknowledged.

If the 'STI' command is issued by software:

STI='1' An S-Frame with poll bit set is sent out and the internal timer is started expecting an acknowledge from the remote station via an I- or S-Frame.
The timer is stopped after receiving an acknowledge otherwise the timer expires generating a timer interrupt.

Note: In HDLC Automode, bit 'TMD' in register [TIMR3](#) must be set to '1'

All protocol modes except HDLC Automode:

In these modes the timer is operating as a general purpose timer.

STI='1' This commands starts timer operation.
The timer can be stopped by setting bit 'TRES'.

Note: Bit 'TMD' in register [TIMR3](#) must be cleared for proper operation

TRES

Timer Reset

Self-clearing command bit.

This bit deactivates timer operation:

TRES='0' Timer operation enabled.

TRES='1' Timer operation stopped.

XIF

Transmit I-Frame

Self-clearing command bit.

This command bit is significant in HDLC Automode only.

XIF='1' Initiates the transmission of an I-frame in auto-mode.
Additional to the opening flag, the address and control fields of the frame are added by SEROCCO-H.

Register Description (CMDRH)

XRES

Transmitter Reset Command

Self-clearing command bit:

XRES='1' The SCC transmit FIFO is cleared and the transmitter protocol engines are reset to their initial state. A transmitter reset command is recommended after all changes in protocol mode configurations (e.g. switching between sub-modes of HDLC).

XF

Transmit Frame

This self-clearing command bit is significant in interrupt driven operation only ([GMODE.EDMA](#)='0').

XF='1' After having written up to 32 bytes to the XFIFO, this command initiates transmission. In packet oriented protocols like HDLC/PPP the opening flag is automatically added by SEROCCO-H. If the end of the packet is part of the transmit data, bit 'XME' should be set in addition.

DMA Mode

After having written the length of the data block to be transmitted to registers [XBCL](#) and [XBCH](#), this command initiates the data transfer from host memory to SEROCCO-H by DMA. Transmission on the serial side starts as soon as 32 bytes are transferred to the XFIFO or the transmit byte counter value is reached.

XME

Transmit Message End

Self-clearing command bit:

XME='1' Indicates that the data block written last to the XFIFO contains the end of the packet. This bit should always be set in conjunction with a transmit command ('XF' or 'XIF').

XREP

Transmission Repeat Command

Self-clearing command bit:

XREP='1' If bit 'XREP' is set together with bit 'XME' and 'XF', SEROCCO-H repeatedly transmits the contents of the XFIFO (1..32 bytes). The cyclic transmission can be stopped with the 'XRES' command.

Register Description (CMDRH)

RMC

Receive Message Complete

Self-clearing command bit:

RMC='1' With this bit the CPU indicates to SEROCCO-H that the current receive data has been fetched out of the RFIFO. Thus the corresponding space in the RFIFO can be released and re-used by SEROCCO-H for further incoming data.

RNR

Receiver Not Ready Command

NON self-clearing command bit:

This command bit is significant in HDLC Automode only.

RNR='0' Forces the receiver to enter its 'receiver-ready' state. The receiver acknowledges received poll or I-Frames with a 'receiver-ready' indication.

RNR='1' Forces the receiver to enter its 'receiver-not-ready' state. The receiver acknowledges received poll or I-Frames with a 'receiver-not-ready' indication.

RSUC

Reset Signaling Unit Counter

Self-clearing command bit:

This command bit is significant if HDLC SS7 mode is selected.

RSUC='1' The Signaling System #7 (SS7) unit counter is reset.

RRES

Receiver Reset Command

Self-clearing command bit:

RRES='1' The SCC receive FIFO is cleared and the receiver protocol engines are reset to their initial state. The SCC receive FIFO accepts new receive data from the protocol engine immediately after receiver reset procedure. It is recommended to disable data reception before issuing a receiver reset command by setting bit [CCR3L.RAC](#) = '0' and enabling data reception afterwards. A 'receiver reset' command is recommended after all changes in protocol mode configurations.

Register Description (CCR0L)

Register 21 CCR0L Channel Configuration Register 0 (Low Byte)

CPU Accessibility: **read/write**

Reset Value: **00_H**

Channel A Channel B

Offset Address: **16_H** **66_H**

typical usage: written by CPU;
read and evaluated by SEROCCO-H

Bit	7	6	5	4	3	2	1	0
	misc.				Clock Mode Selection			
	VIS	PSD	0	TOE	SSEL	CM(2:0)		

Register 22 CCR0H Channel Configuration Register 0 (High Byte)

CPU Accessibility: **read/write**

Reset Value: **00_H**

Channel A Channel B

Offset Address: **17_H** **67_H**

typical usage: written by CPU;
read and evaluated by SEROCCO-H

Bit	7	6	5	4	3	2	1	0
	Power	Line Coding						
	PU	SC(2:0)			0	0	0	0

Register Description (CCR0H)

VIS Masked Interrupts Visible

VIS='0' Masked interrupt status bits are not displayed in the interrupt status registers ([ISR0..ISR2](#)).

VIS='1' Masked interrupt status bits are visible and automatically cleared after interrupt status register ([ISR0..ISR2](#)) read access.

Note: Interrupts masked in registers [IMR0..IMR2](#) will not generate an interrupt.

PSD DPLL Phase Shift Disable

This option is only applicable in the case of NRZ or NRZI line encoding is selected.

PSD='0' Normal DPLL operation.

PSD='1' The phase shift function of the DPLL is disabled. The windows for phase adjustment are extended.

TOE Transmit Clock Out Enable

For clock modes 0b, 2b, 3a, 3b, 6b, 7a and 7b, the internal transmit clock can be monitored on pin TxCLK as an output signal. In clock mode 5, a time slot control signal marking the active transmit time slot is output on pin TxCLK.

Bit 'TOE' is invalid for all other clock modes.

TOE='0' TxCLK pin is input.

TOE='1' TxCLK pin is switched to output function if applicable for the selected clock mode.

SSEL Clock Source Select

Distinguishes between the 'a' and 'b' option of clock modes 0, 2, 3, 5, 6 and 7.

SSEL='0' Option 'a' is selected.

SSEL='1' Option 'b' is selected.

Register Description (CCR0H)

CM(2:0)

Clock Mode

This bit field selects one of main clock modes 0..7. For a detailed description of the clock modes refer to [Chapter 3.2.3](#)

CM = '000'	clock mode 0
CM = '001'	clock mode 1
CM = '010'	clock mode 2
CM = '011'	clock mode 3
CM = '100'	clock mode 4
CM = '101'	clock mode 5 (time-slot oriented clocking modes)
CM = '110'	clock mode 6
CM = '111'	clock mode 7

PU

Power Up

PU='0'	The SCC is in 'power-down' mode. The protocol engines are switched off (standby) and no operation is performed. This may be used to save power when SCC is not in use. <i>Note: The SCC transmit FIFO accepts transmit data even in 'power-down' mode.</i>
PU='1'	The SCC is in 'power-up' mode.

SC(2:0)

Serial Port Configuration

Register Description (CCR0H)

This bit field selects the line coding of the serial port.

Note, that special operation modes and settings may require or exclude operation in special line coding modes. Refer to the 'prerequisites' in the dedicated mode descriptions.

SC = '000' NRZ data encoding

SC = '001' Bus configuration, timing mode 1 (NRZ data encoding)

SC = '010' NRZI data encoding

SC = '011' Bus configuration, timing mode 2 (NRZ data encoding)

SC = '100' FM0 data encoding

SC = '101' FM1 data encoding

SC = '110' Manchester data encoding

SC = '111' Reserved

Note: If bus configuration mode is selected, only NRZ data encoding is supported.

Register Description (CCR1L)

Register 23 CCR1L Channel Configuration Register 1 (Low Byte)

CPU Accessibility: **read/write**

Reset Value: **00_H**

Channel A Channel B

Offset Address: **18_H** **68_H**

typical usage: written by CPU;
read and evaluated by SEROCCO-H

Bit	7	6	5	4	3	2	1	0
	misc.							
	CRL	C32	SOC(1:0)		SFLG	DIV	ODS	0

Register 24 CCR1H Channel Configuration Register 1 (High Byte)

CPU Accessibility: **read/write**

Reset Value: **00_H**

Channel A Channel B

Offset Address: **19_H** **69_H**

typical usage: written by CPU;
read and evaluated by SEROCCO-H

Bit	7	6	5	4	3	2	1	0
	misc.							
	0	ICD	0	RTS	FRTS	FCTS	CAS	TSCM

Register Description (CCR1H)

CRL

CRC Reset Value

This bit defines the initial value of the internal transmit/receive CRC generators:

- CRL='0' Initial value is 0xFFFF_H (16 bit CRC), 0xFFFFFFFF_H (32 bit CRC).
This is the default value for most HDLC/PPP applications.
- CRL='1' Initial value is 0x0000_H (16 bit CRC), 0x00000000_H (32 bit CRC).

C32

CRC 32 Select

This bit enables 32-bit CRC operation for transmit and receive.

- C32='0' 16-bit CRC-CCITT generation/checking.
- C32='1' 32-bit CRC generation/checking.

Note: The internal 'valid frame' criteria is updated depending on the selected number of CRC-bytes.

SOC(1:0)

Serial Output Control

This bit field selects the $\overline{\text{RTS}}$ signal output function.
(This bit field is only valid in bus configuration modes selected via bit field SC(2:0) in register [CCR0H](#)).

- SOC = '0X' $\overline{\text{RTS}}$ output signal is active during transmission of a frame (active low).
- SOC = '10' $\overline{\text{RTS}}$ output signal is always inactive (high).
- SOC = '11' $\overline{\text{RTS}}$ output signal is active during reception of a frame (active low).

SFLG

Shared Flags Transmission

This bit enables 'shared flag transmission' in HDLC protocol mode. If another transmit frame begin is stored in the SCC transmit FIFO, the closing flag of the preceding frame becomes the opening flag of the next frame (shared flags):

- SFLG = '0' Shared flag transmission disabled.
- SFLG = '1' Shared flag transmission enabled.

Note: The receiver always supports shared flags and shared zeros of consecutive flags.

Register Description (CCR1H)

DIV

Data Inversion

This bit is only valid if NRZ data encoding is selected via bit field SC(2:0) in register [CCR0H](#).

DIV='0' No Data Inversion.

DIV='1' Data is transmitted/received inverted (on a per bit basis). In HDLC and HDLC Synchronous PPP modes the continuous '1' idle sequence is NOT inverted. Thus it is recommended to select the flag sequence for interframe time fill transmission ([CCR2H](#):ITF = '1'), which is inverted.

ODS

Output Driver Select

The transmit data output pin TxD can be configured as push/pull or open drain output characteristic.

ODS='0' TxD pin is open drain output.

ODS='1' TxD pin is push/pull output.

ICD

Invert Carrier Detect Pin Polarity

ICD='0' Carrier Detect (CD) input pin is active high.

ICD='1' Carrier Detect (CD) input pin is active low.

RTS

Request To Send Pin Control

The request to send pin $\overline{RTS}$ can be controlled by SEROCCO-H as an output autonomously or via setting/clearing bit 'RTS'.

This bit is not valid in clock mode 4.

RTS='0' Pin $\overline{RTS}$ (output) pin is controlled by SEROCCO-H autonomously.

$\overline{RTS}$ is activated during transmission. In bus configuration mode the functionality depends on bit field 'SOC' setting.

Note: For autonomous $\overline{RTS}$ pin control a transmit clock is necessary.

RTS='1' Pin $\overline{RTS}$ can be controlled by software. The output level of this pin depends on bit 'FRTS'.

Register Description (CCR1H)

FRTS Flow Control (using signal $\overline{\text{RTS}}$)

Bit 'FRTS' together with bit 'RTS' determine the function of signal $\overline{\text{RTS}}$:

RTS, FRTS

- | | | |
|----|---|--|
| 0, | 0 | Pin $\overline{\text{RTS}}$ is controlled by SEROCCO-H autonomously. $\overline{\text{RTS}}$ is activated (low) as soon as transmit data is available within the SCC transmit FIFO. |
| 0, | 1 | Pin $\overline{\text{RTS}}$ is controlled by SEROCCO-H autonomously supporting bi-directional data flow control. $\overline{\text{RTS}}$ is activated (low) if the shadow part of the SCC receive FIFO is empty and de-activated (high) when the SCC receive FIFO fill level reaches its receive FIFO threshold. |
| 1, | 0 | Forces pin $\overline{\text{RTS}}$ to active state (low). |
| 1, | 1 | Forces pin $\overline{\text{RTS}}$ to inactive state (high). |

FCTS Flow Control (using signal $\overline{\text{CTS}}$)

This bit controls the function of pin $\overline{\text{CTS}}$.

FCTS = '0' The transmitter is stopped if $\overline{\text{CTS}}$ input signal is inactive (high) and enabled if active (low).

FCTS = '1' The transmitter is enabled, disregarding $\overline{\text{CTS}}$ input signal.

CAS Carrier Detect Auto Start

CAS = '0' The CD pin is used as general input.
In clock mode 1, 4 and 5, clock mode specific control signals must be provided at this pin (receive strobe, receive gating $\overline{\text{RCG}}$, frame sync clock $\overline{\text{FSC}}$).
A pull-up/down resistor is recommended if unused.

CAS = '1' The CD pin enables/disables the receiver for data reception. (Polarity of CD pin can be configured via bit 'ICD'.)

*Note: (1) In clock mode 1, 4 and 5 this bit must be set to '0'.
(2) A receive clock must be provided for the autonomous receiver control function of the CD input pin.*

Register Description (CCR1H)**TSCM****Time Slot Control Mode**

This bit controls internal counter operation in time slot oriented clock mode 5:

TSCM='0' The internal counter keeps running, restarting with zero after being expired.

TSCM='1' The internal counter stops at its maximum value and restarts with the next frame sync pulse again.

Register Description (CCR2L)

Register 25 CCR2L Channel Configuration Register 2 (Low Byte)

CPU Accessibility: **read/write**

Reset Value: **00_H**

Channel A Channel B

Offset Address: **1A_H** **6A_H**

typical usage: written by CPU;
read and evaluated by SEROCCO-H

Bit	7	6	5	4	3	2	1	0
	misc.							
	MDS(1:0)	ADM	NRM	PPPM(1:0)	TLPO	TLP		

Register 26 CCR2H Channel Configuration Register 2 (High Byte)

CPU Accessibility: **read/write**

Reset Value: **00_H**

Channel A Channel B

Offset Address: **1B_H** **6B_H**

typical usage: written by CPU;
read and evaluated by SEROCCO-H

Bit	7	6	5	4	3	2	1	0
	misc.							
	MCS	EPT	NPRE(1:0)	ITF	0	OIN	XCRC	

Register Description (CCR2H)

MDS(1:0) Mode Select

This bit field selects the HDLC protocol sub-mode including the 'extended transparent mode'.

MDS = '00' Automode.

MDS = '01' Address Mode 2.

MDS = '10' Address Mode 0/1.
(Option '0' or '1' is selected via bit 'ADM'.)

MDS = '11' Extended transparent mode (bit transparent transmission/reception).

Note: 'MDS(1:0)' must be set to '10' if any PPP mode is enabled via bit field 'PPPM' or if SS7 is enabled via bit 'ESS7' in register [CCR3L](#).

ADM Address Mode Select

The meaning of this bit depends on the selected protocol sub-mode:

Automode, Address Mode 2:

Determines the address field length of an HDLC frame.

ADM = '0' 8-bit address field.

ADM = '1' 16-bit address field.

Address Mode 0/1:

Determines whether address mode 0 or 1 is selected.

ADM = '0' Address Mode 0 (no address recognition).

ADM = '1' Address Mode 1 (high byte address recognition).

Extended Transparent Mode:

ADM = '1' recommended setting

NRM Normal Response Mode

This bit is valid in HDLC Automode operation only and determines the function of the Automode LAP-Controller:

NRM = '0' Full-duplex LAP-B / LAP-D operation.

NRM = '1' Half-duplex normal response mode (NRM) operation.

Register Description (CCR2H)

PPPM(1:0) PPP Mode Select

This bit field enables and selects the HDLC PPP protocol modes:

PPPM = '00' No PPP protocol operation. The HDLC sub-mode is determined by bit field 'MDS'.

PPPM = '01' Octet synchronous PPP protocol operation.

PPPM = '10' *Reserved*

PPPM = '11' Bit synchronous PPP protocol operation.

Note: 'Address Mode 0' must be selected by setting bit field 'MDS(1:0)' to '10' and bit 'ADM' to '0' if any PPP mode is enabled.

TLPO Test Loop Out Function

This bit is only valid if test loop is enabled and controls whether test loop transmit data is driven on pin TxD:

TLPO = '0' Test loop transmit data is driven to TxD pin.

TLPO = '1' Test loop transmit data is NOT driven to TxD pin. TxD pin is idle '1'. Depending on the selected output characteristic the pin is high impedance (bit [CCR1L.ODS](#) = '0') or driving high ([CCR1L.ODS](#) = '1').

TLP Test Loop

This bit controls the internal test loop between transmit and receive data signals. The test loop is closed at the far end of serial transmit and receive line just before the respective TxD and RxD pins:

TLP = '0' Test loop disabled.

TLP = '1' Test loop enabled.

The software is responsible to select a clock mode which allows correct reception of transmit data depending on the external clock supply. Transmit data is sent out via pin TxD if not disabled with bit 'TLPO'. The receive input pin RxD is internally disconnected during test loop operation.

Register Description (CCR2H)

MCS

Modulo Count Select

This bit is valid in HDLC Automode operation only and determines the control field format:

MCS = '0' Basic operation, one byte control field (modulo 8 counter operation).

MCS = '1' Extended operation, two bytes control field (modulo 128 counter operation).

EPT

Enable Preamble Transmission

This bit enables preamble transmission. The preamble is started after interframe time fill (ITF) transmission is stopped because a new frame is ready to be transmitted. The preamble pattern consists of 8 bits defined in register [PREAMB](#), which is sent repetitively. The number of repetitions is determined by bit field 'PRE(1:0)':

EPT='0' Preamble transmission is disabled.

EPT='1' Preamble transmission is enabled.

Note: Preamble operation does NOT influence HDLC shared flag transmission if enabled.

NPRE(1:0)

Number of Preamble Repetitions

This bit field determines the number of preambles transmitted:

NPRE = '00' 1 preamble.

NPRE = '01' 2 preambles.

NPRE = '10' 4 preambles.

NPRE = '11' 8 preambles.

ITF

Interframe Time Fill

This bit selects the idle state of the transmit pin TxD:

ITF='0' Continuous logical '1' is sent during idle phase.

ITF='1' Continuous flag sequences are sent ('01111110' flag pattern).

Note: It is recommended to clear bit 'ITF' in bus configuration modes, i.e. continuous '1's are sent as idle sequence and data encoding is NRZ.

Register Description (CCR2H)**OIN****One Insertion**

In HDLC mode a one-insertion mechanism similar to the zero-insertion can be activated:

OIN='0' The '1' insertion mechanism is disabled.

OIN='1' In transmit direction a logical '1' is inserted to the serial data stream after 7 consecutive zeros.
In receive direction a '1' is deleted from the receive data stream after receiving 7 consecutive zeros.
This enables clock information to be recovered from the receive data stream by means of a DPLL, even in the case of NRZ data encoding, because a transition at bit cell boundary occurs at least every 7 bits.

XCRC**Transmit CRC Checking Mode**

XCRC='0' The transmit checksum (2 or 4 bytes) is generated and appended to the transmit data automatically.

XCRC='1' The transmit checksum is not generated automatically.
The checksum is expected to be provided by software as the last 2 or 4 bytes in the transmit data buffer.

Register Description (CCR3L)

Register 27 CCR3L Channel Configuration Register 3 (Low Byte)

CPU Accessibility: **read/write**

Reset Value: **00_H**

Channel A Channel B

Offset Address: **1C_H** **6C_H**

typical usage: written by CPU;
read and evaluated by SEROCCO-H

Bit	7	6	5	4	3	2	1	0
	misc.							
	ELC	AFX	CSF	SUET	RAC	0	0	ESS7

Register 28 CCR3H Channel Configuration Register 3 (High Byte)

CPU Accessibility: **read/write**

Reset Value: **00_H**

Channel A Channel B

Offset Address: **1D_H** **6D_H**

typical usage: written by CPU;
read and evaluated by SEROCCO-H

Bit	7	6	5	4	3	2	1	0
	misc.							
	0	DRCRC	RCRC	RADD	0	0	RFTH(1:0)	

ELC **Enable Length Check**

This bit is only valid in HDLC SS7 mode:

If the number of received octets exceeds 272 + 7 within one Signaling Unit, reception is aborted and bit [RSTA.RAB](#) is set.

ELC='0' Length Check disabled.

ELC='1' Length Check enabled.

AFX **Automatic FISU Transmission**

This bit is only valid in HDLC SS7 mode:

After the contents of the transmit FIFO (XFIFO) has been transmitted completely, FISUs are transmitted automatically. These FISUs contain the FSN and BSN of the last transmitted Signaling Unit (provided in XFIFO).

AFX='0' Automatic FISU transmission disabled.

AFX='1' Automatic FISU transmission enabled.

CSF **Compare Status Field**

This bit is only valid in HDLC SS7 mode:

If the status fields of consecutive LSSUs are equal, only the first will be stored and every following is ignored

CSF='0' Compare is disabled, all received LSSUs are stored in the receive FIFO.

CSF='1' Compare is enabled, only the first one of consecutive equal LSSUs is stored in the receive FIFO.

SUET **Signalling Unit Counter Threshold**

This bit is only valid in HDLC SS7 mode:

Defines the number of signaling units received in error that will cause an error rate high indication ([ISR1.SUEX](#)).

SUET='0' threshold is 64 errored signaling units.

SUET='1' threshold is 32 errored signaling units.

Register Description (CCR3H)

RAC Receiver active

Switches the receiver between operational/inoperational states:

RAC='0' Receiver inactive, receive line is ignored.

RAC='1' Receiver active.

ESS7 Enable SS7 Mode

This bit is only valid in HDLC mode only.

ESS7='0' Disable signaling system #7 (SS7) support.

ESS7='1' Enable signaling system #7 (SS7) support.

Note: If SS7 mode is enabled, 'Address Mode 0' must be selected by setting bit field [CCR2L:MDS\(1:0\)](#) to '10' and bit [CCR2L:ADM](#) to '0'.

DRCRC Disable Receive CRC Checking

DRCRC='0' The receiver expects a 16 or 32 bit CRC within a HDLC frame. CRC processing depends on the setting of bit 'RCRC'.

Frames shorter than expected are marked 'invalid' or are discarded (refer to [RSTA](#) description).

DRCRC='1' The receiver does not expect any CRC within a HDLC frame. The criteria for 'valid frame' indication is updated accordingly (refer to [RSTA](#) description). Bit 'RCRC' is ignored.

RCRC Receive CRC Checking Mode

RCRC='0' The received checksum is evaluated, but NOT forwarded to the receive FIFO.

RCRC='1' The received checksum (2 or 4 bytes) is evaluated and forwarded to the receive FIFO as data.

Register Description (CCR3H)

RADD Receive Address Forward to RFIFO

This bit is only valid

- if an HDLC sub-mode with address field support is selected (Automode, Address Mode 2, Address Mode 1)
- in SS7 mode

RADD='0' The received HDLC address field (either 8 or 16 bit, depending on bit 'ADM') is evaluated, but NOT forwarded to the receive FIFO.

In SS7 mode, the signaling unit fields 'FSN' and 'BSN' are NOT forwarded to the receive FIFO.

RADD='1' The received HDLC address field (either 8 or 16 bit, depending on bit 'ADM') is evaluated and forwarded to the receive FIFO.

In SS7 mode, the signaling unit fields 'FSN' and 'BSN' are forwarded to the receive FIFO.

RFTH(1:0) Receive FIFO Threshold

This bit field defines the level up to which the SCC receive FIFO is filled with valid data before an 'RPF' interrupt is generated.

(In case of a 'frame end' condition the SEROCCO-H notifies the CPU immediately, disregarding this threshold.)

RFTH(1:0) Threshold level in number of data bytes.

'00' 32 byte

'01' 16 byte

'10' 4 byte

'11' 2 byte

Register Description (PREAMB)

Register 29 PREAMB Preamble Register

CPU Accessibility: **read/write**
Reset Value: **00_H**
 Channel A Channel B
Offset Address: **1E_H** **6E_H**
typical usage: written by CPU;
 read and evaluated by SEROCCO-H

Bit	7	6	5	4	3	2	1	0
	Preamble Pattern							
	PRE(7:0)							

PRE(7:0) Preamble

This bit field determines the preamble pattern which is send out during preamble transmission.

Note: In HDLC-mode, zero-bit insertion is disabled during preamble transmission.

Register Description (ACCM0)

Register 30 ACCM0 PPP ASYNC Control Character Map 0

CPU Accessibility: **read/write**

Reset Value: **00_H**

Channel A Channel B

Offset Address: **20_H** **70_H**

typical usage: written by CPU;
read and evaluated by SEROCCO-H

Bit	7	6	5	4	3	2	1	0
	ASYNC Character Control Map 07..00							
	07	06	05	04	03	02	01	00

Register 31 ACCM1 PPP ASYNC Control Character Map 1

CPU Accessibility: **read/write**

Reset Value: **00_H**

Channel A Channel B

Offset Address: **21_H** **71_H**

typical usage: written by CPU;
read and evaluated by SEROCCO-H

Bit	7	6	5	4	3	2	1	0
	ASYNC Character Control Map 0F..08							
	0F	0E	0D	0C	0B	0A	09	08

Register Description (ACCM2)

Register 32 ACCM2 PPP ASYNC Control Character Map2

CPU Accessibility: **read/write**

Reset Value: **00_H**

Channel A Channel B

Offset Address: **22_H** **72_H**

typical usage: written by CPU;
read and evaluated by SEROCCO-H

Bit	7	6	5	4	3	2	1	0
	ASYNC Character Control Map 17..10							
	17	16	15	14	13	12	11	10

Register 33 ACCM3 PPP ASYNC Control Character Map 3

CPU Accessibility: **read/write**

Reset Value: **00_H**

Channel A Channel B

Offset Address: **23_H** **73_H**

typical usage: written by CPU;
read and evaluated by SEROCCO-H

Bit	7	6	5	4	3	2	1	0
	ASYNC Character Control Map 1F..18							
	1F	1E	1D	1C	1B	1A	19	18

Register Description (ACCM3)**ACCM ASYNC Character Control Map**

This bit field is valid in HDLC octet-synchronous PPP mode only:

Each bit selects the corresponding character (indicated as hex value $1F_H..00_H$ in the register description table) as control character which has to be mapped into the transmit data stream.

Register Description (UDAC0)

Register 34 UDAC0 User Defined PPP ASYNC Control Character Map 0

CPU Accessibility: **read/write**

Reset Value: **7E_H**

Channel A Channel B

Offset Address: **24_H** **74_H**

typical usage: written by CPU;
read and evaluated by SEROCCO-H

Bit	7	6	5	4	3	2	1	0
	ASYNC Character 0							
	AC0							

Register 35 UDAC1 User Defined PPP ASYNC Control Character Map 1

CPU Accessibility: **read/write**

Reset Value: **7E_H**

Channel A Channel B

Offset Address: **25_H** **75_H**

typical usage: written by CPU;
read and evaluated by SEROCCO-H

Bit	7	6	5	4	3	2	1	0
	ASYNC Character 1							
	AC1							

Register Description (UDAC2)

Register 36 UDAC2 User Defined PPP ASYNC Control Character Map 2

CPU Accessibility: **read/write**

Reset Value: **7E_H**

Channel A Channel B

Offset Address: **26_H** **76_H**

typical usage: written by CPU;
read and evaluated by SEROCCO-H

Bit	7	6	5	4	3	2	1	0
	ASYNC Character 2							
	AC2							

Register 37 UDAC3 User Defined PPP ASYNC Control Character Map 3

CPU Accessibility: **read/write**

Reset Value: **7E_H**

Channel A Channel B

Offset Address: **27_H** **77_H**

typical usage: written by CPU;
read and evaluated by SEROCCO-H

Bit	7	6	5	4	3	2	1	0
	ASYNC Character 3							
	AC3							

AC3..0 User Defined ASYNC Character Control Map

This bit field is valid in HDLC octet-synchronous PPP mode only:

These bit fields define user determined characters as control characters which have to be mapped into the transmit data stream.

In register ACCM only characters $00_H..1F_H$ can be selected as control characters. Register UDAC allows to specify any four characters in the range $00_H..FF_H$.

The default value is a $7E_H$ flag which must be always mapped. Thus no additional character is mapped if $7E_H$'s are programmed to bit fields AC3...0 (reset value).

($7E_H$ is mapped automatically, even if not defined via a AC bit field.)

Register Description (TTSA0)

Register 38 TTSA0 Transmit Time Slot Assignment Register 0

CPU Accessibility: **read/write**
Reset Value: **00_H**
Channel A Channel B
Offset Address: **28_H** **78_H**
typical usage: written by CPU;
read and evaluated by SEROCCO-H

Bit	7	6	5	4	3	2	1	0
					Tx Clock Shift			
	0	0	0	0	0	TCS(2:0)		

Register 39 TTSA1 Transmit Time Slot Assignment Register 1

CPU Accessibility: **read/write**
Reset Value: **00_H**
Channel A Channel B
Offset Address: **29_H** **79_H**
typical usage: written by CPU;
read and evaluated by SEROCCO-H

Bit	7	6	5	4	3	2	1	0
	Tx Time Slot Number							
	TEPCM	TTSN(6:0)						

Register Description (TTSA2)

Register 40 TTSA2 Transmit Time Slot Assignment Register 2

CPU Accessibility: **read/write**
Reset Value: **00_H**
Channel A Channel B
Offset Address: **2A_H** **7A_H**
typical usage: written by CPU;
read and evaluated by SEROCCO-H

Bit	7	6	5	4	3	2	1	0
	Transmit Channel Capacity							
	TCC(7:0)							

Register 41 TTSA3 Transmit Time Slot Assignment Register 3

CPU Accessibility: **read/write**
Reset Value: **00_H**
Channel A Channel B
Offset Address: **2B_H** **7B_H**
typical usage: written by CPU;
read and evaluated by SEROCCO-H

Bit	7	6	5	4	3	2	1	0
	Transmit Channel Capacity							
	0	0	0	0	0	0	0	TCC8

Register Description (TTSA3)

The following register bit fields allow flexible assignment of bit- or octet-aligned transmit time-slots to the serial channel. For more detailed information refer to chapters **“Clock Mode 5a (Time Slot Mode)” on Page 56** and **“Clock Mode 5b (Octet Sync Mode)” on Page 63**.

TCS(2:0) Transmit Clock Shift

This bit field determines the transmit clock shift.

TEPCM Enable PCM Mask Transmit

This bit selects the additional Transmit PCM Mask (refer to register [PCMTX0..PCMTX3](#)):

TEPCM='0' Standard time-slot configuration.

TEPCM='1' The time-slot width is constant 8 bit, bit fields 'TTSN' and 'TCS' determine the offset of the PCM mask and 'TCC' is ignored. Each time-slot selected via register [PCMTX0..PCMTX3](#) is an active transmit timeslot.

TTSN(6:0) Transmit Time Slot Number

This bit field selects the start position of the timeslot in time-slot configuration mode (clock mode 5a/5b):

Offset = $1 + \text{TTSN} * 8 + \text{TCS}$ (1..1024 clocks)

TCC(8:0) Transmit Channel Capacity

This bit field determines the transmit time-slot width in standard time-slot configuration (bit TEPCM='0'):

Number of bits = $\text{TCC} + 1$, (1..512 bits/time-slot)

Register Description (RTSA0)

Register 42 **RTSA0** **Receive Time Slot Assignment Register 0**

CPU Accessibility: **read/write**

Reset Value: **00_H**

Channel A Channel B

Offset Address: **2C_H** **7C_H**

typical usage: written by CPU;
read and evaluated by SEROCCO-H

Bit	7	6	5	4	3	2	1	0
					Rx Clock Shift			
	0	0	0	0	0	RCS(2:0)		

Register 43 **RTSA1** **Receive Time Slot Assignment Register 1**

CPU Accessibility: **read/write**

Reset Value: **00_H**

Channel A Channel B

Offset Address: **2D_H** **7D_H**

typical usage: written by CPU;
read and evaluated by SEROCCO-H

Bit	7	6	5	4	3	2	1	0
	Rx Time Slot Number							
	REPCM	RTSN(6:0)						

Register Description (RTSA2)

Register 44 **RTSA2** **Receive Time Slot Assignment Register 2**

CPU Accessibility: **read/write**
Reset Value: **00_H**
Channel A Channel B
Offset Address: **2E_H** **7E_H**
typical usage: written by CPU;
read and evaluated by SEROCCO-H

Bit	7	6	5	4	3	2	1	0
	Receive Channel Capacity							
	RCC(7:0)							

Register 45 **RTSA3** **Receive Time Slot Assignment Register 3**

CPU Accessibility: **read/write**
Reset Value: **00_H**
Channel A Channel B
Offset Address: **2F_H** **7F_H**
typical usage: written by CPU;
read and evaluated by SEROCCO-H

Bit	7	6	5	4	3	2	1	0
	Receive Channel Capacity							
	0	0	0	0	0	0	0	RCC8

Register Description (RTSA3)

The following register bit fields allow flexible assignment of bit- or octet-aligned receive time-slots to the serial channel. For more detailed information refer to chapters **“Clock Mode 5a (Time Slot Mode)” on Page 56** and **“Clock Mode 5b (Octet Sync Mode)” on Page 63**.

RCS(2:0) Receive Clock Shift

This bit field determines the receive clock shift.

REPCM Enable PCM Mask Receive

This bit selects the additional Receive PCM Mask (refer to register [PCMRX0..PCMRX3](#)):

REPCM='0' Standard time-slot configuration.

REPCM='1' The time-slot width is constant 8 bit, bit fields 'RTSN' and 'RCS' determine the offset of the PCM mask and 'RCC' is ignored. Each time-slot selected via register [PCMRX0..PCMRX3](#) is an active receive timeslot.

RTSN(6:0) Receive Time Slot Number

This bit field selects the start position of the timeslot in time-slot configuration mode (clock mode 5a/5b):

Offset = $1 + \text{RTSN} \cdot 8 + \text{RCS}$ (1..1024 clocks)

RCC(8:0) Receive Channel Capacity

This bit field determines the receive time-slot width in standard time-slot configuration (bit REPCM='0'):

Number of bits = $\text{RCC} + 1$, (1..512 bits/time-slot)

Register Description (PCMTX0)

Register 46 PCMTX0 PCM Mask Transmit Direction Register 0

CPU Accessibility: **read/write**

Reset Value: **00_H**

Channel A Channel B

Offset Address: **30_H** **80_H**

typical usage: written by CPU;
read and evaluated by SEROCCO-H

Bit	7	6	5	4	3	2	1	0
	PCM Mask for Transmit Direction							
	T07	T06	T05	T04	T03	T02	T01	T00

Register 47 PCMTX1 PCM Mask Transmit Direction Register 1

CPU Accessibility: **read/write**

Reset Value: **00_H**

Channel A Channel B

Offset Address: **31_H** **81_H**

typical usage: written by CPU;
read and evaluated by SEROCCO-H

Bit	7	6	5	4	3	2	1	0
	PCM Mask for Transmit Direction							
	T15	T14	T13	T12	T11	T10	T09	T08

Register Description (PCMTX2)

Register 48 PCMTX2 PCM Mask Transmit Direction Register 2

CPU Accessibility: **read/write**

Reset Value: **00_H**

Channel A Channel B

Offset Address: **32_H** **82_H**

typical usage: written by CPU;
read and evaluated by SEROCCO-H

Bit	7	6	5	4	3	2	1	0
	PCM Mask for Transmit Direction							
	T23	T22	T21	T20	T19	T18	T17	T16

Register 49 PCMTX3 PCM Mask Transmit Direction Register 3

CPU Accessibility: **read/write**

Reset Value: **00_H**

Channel A Channel B

Offset Address: **33_H** **83_H**

typical usage: written by CPU;
read and evaluated by SEROCCO-H

Bit	15	14	13	12	11	10	9	8
	PCM Mask for Transmit Direction							
	T31	T30	T29	T28	T27	T26	T25	T24

Register Description (PCMTX3)**PCMTX PCM Mask for Transmit Direction**

This bit field is valid in clock mode 5 only and the PCM mask must be enabled via bit 'TEPCM' in register [TTSA1](#).

Each bit selects one of 32 (8-bit) transmit time-slots. The offset of time-slot zero to the frame sync pulse can be programmed via register [TTSA1](#) bit field 'TTSN'.

Register Description (PCMRX0)

Register 50 PCMRX0 PCM Mask Receive Direction Register 0

CPU Accessibility: **read/write**

Reset Value: **00_H**

Channel A Channel B

Offset Address: **34_H** **84_H**

typical usage: written by CPU;
read and evaluated by SEROCCO-H

Bit	7	6	5	4	3	2	1	0
	PCM Mask for Receive Direction							
	R07	R06	R05	R04	R03	R02	R01	R00

Register 51 PCMRX1 PCM Mask Receive Direction Register 1

CPU Accessibility: **read/write**

Reset Value: **00_H**

Channel A Channel B

Offset Address: **35_H** **85_H**

typical usage: written by CPU;
read and evaluated by SEROCCO-H

Bit	15	14	13	12	11	10	9	8
	PCM Mask for Receive Direction							
	R15	R14	R13	R12	R11	R10	R09	R08

Register Description (PCMRX2)

Register 52 PCMRX2 PCM Mask Receive Direction Register 2

CPU Accessibility: **read/write**

Reset Value: **00_H**

Channel A Channel B

Offset Address: **36_H** **86_H**

typical usage: written by CPU;
read and evaluated by SEROCCO-H

Bit	7	6	5	4	3	2	1	0
	PCM Mask for Receive Direction							
	R23	R22	R21	R20	R19	R18	R17	R16

Register 53 PCMRX3 PCM Mask Receive Direction Register 3

CPU Accessibility: **read/write**

Reset Value: **00_H**

Channel A Channel B

Offset Address: **37_H** **87_H**

typical usage: written by CPU;
read and evaluated by SEROCCO-H

Bit	15	14	13	12	11	10	9	8
	PCM Mask for Receive Direction							
	R31	R30	R29	R28	R27	R26	R25	R24

Register Description (PCMRX3)**PCMRX PCM Mask for Receive Direction**

This bit field is valid in clock mode 5 only and the PCM mask must be enabled via bit 'REPCM' in register [RTSA1](#).

Each bit selects one of 32 (8-bit) receive time-slots. The offset of time-slot zero to the frame sync pulse can be programmed via register [RTSA1](#) bit field 'RTSN'.

Register Description (BRRL)

Register 54 **BRRL** **Baud Rate Register (Low Byte)**

CPU Accessibility: **read/write**

Reset Value: **00_H**

Channel A Channel B

Offset Address: **38_H** **88_H**

typical usage: written by CPU;
read and evaluated by SEROCCO-H

Bit	7	6	5	4	3	2	1	0
	Baud Rate Generator Factor N							
	0	0	BRN(5:0)					

Register 55 **BRRH** **Baud Rate Register (High Byte)**

CPU Accessibility: **read/write**

Reset Value: **00_H**

Channel A Channel B

Offset Address: **39_H** **89_H**

typical usage: written by CPU;
read and evaluated by SEROCCO-H

Bit	7	6	5	4	3	2	1	0
	Baud Rate Generator Factor M							
	0	0	0	0	BRM(3:0)			

Register Description (BRRH)**BRM(3:0) Baud Rate Factor 'M'****BRN(5:0) Baud Rate Factor 'N'**

These bit fields determine the division factor of the internal baud rate generator. The baud rate generator input clock and the usage of baud rate generator output depends on the selected clock mode.
The division factor k is calculated by:

$$k = (N + 1) \times 2^M$$

with $M=0..15$ and $N=0..63$.

$$f_{\text{BRG}} = f_{\text{in}}/k$$

Register Description (TIMR0)

Register 56 TIMR0 Timer Register 0

CPU Accessibility: **read/write**

Reset Value: **00_H**

Channel A Channel B

Offset Address: **3A_H** **8A_H**

typical usage: written by CPU;
read and evaluated by SEROCCO-H

Bit	7	6	5	4	3	2	1	0
	Timer Value							
	TVALUE(7:0)							

Register 57 TIMR1 Timer Register 1

CPU Accessibility: **read/write**

Reset Value: **00_H**

Channel A Channel B

Offset Address: **3B_H** **8B_H**

typical usage: written by CPU;
read and evaluated by SEROCCO-H

Bit	7	6	5	4	3	2	1	0
	Timer Value							
	TVALUE(15:0)							

Register Description (TIMR2)

Register 58 TIMR2 Timer Register 2

CPU Accessibility: **read/write**

Reset Value: **00_H**

Channel A Channel B

Offset Address: **3C_H** **8C_H**

typical usage: written by CPU;
read and evaluated by SEROCCO-H

Bit	7	6	5	4	3	2	1	0
	Timer Value							
	TVALUE(23:16)							

Register 59 TIMR3 Timer Register 3

CPU Accessibility: **read/write**

Reset Value: **00_H**

Channel A Channel B

Offset Address: **3D_H** **8D_H**

typical usage: written by CPU;
read and evaluated by SEROCCO-H

Bit	7	6	5	4	3	2	1	0
	Timer Configuration							
	SRC	0	0	TMD	0	CNT(2:0)		

Register Description (TIMR3)

SRC Clock Source (valid in clock mode 5 only)

This bit selects the clock source of the internal timer:

SRC = '0' The timer is clocked by the effective transmit clock.

SRC = '1' The timer is clocked by the frame-sync synchronization signal supplied via the FSC pin in clock mode 5.

TMD Timer Mode

This bit must be set to '1' if HDLC Automode operation is selected. In all other protocol modes it must remain '0':

TMD='0' The timer is controlled by the CPU via access to registers [CMDRL](#) and [TIMR0..TIMR3](#).

The timer can be started any time by setting bit 'STI' in register [CMDRL](#). After the timer has expired it generates a timer interrupt. The timer can be stopped any time by setting bit 'TRES' in register [CMDRL](#) to '1'.

TMD='1' The timer is used by the SEROCCO-H for protocol specific time-out and retry transactions in HDLC Automode.

CNT(2:0) Counter

The meaning of this bit field depends on the selected protocol mode.

In HDLC Automode, with bit TMD='1':

- Retry Counter (in HDLC protocol known as 'N2'):
Bit field 'CNT' indicates the number of S-Command frames (with poll bit set) which are transmitted autonomously by SEROCCO-H after every expiration of the time out period 't' (determined by 'TVALUE'), in case an I-Frame gets not acknowledged by the opposite station. The maximum value is 6 S-command frames. If 'CNT' is set to '7', the number of S-commands is unlimited in case of no acknowledgement.

In all other modes, with bit TMD='0':

- Restart Counter :
Bit field 'CNT' indicates the number of automatic restarts which are performed by SEROCCO-H after every expiration of the time-out period 't', in case the timer is not stopped by setting bit 'TRES' in register [CMDRL](#) to '1'. The maximum value is 6 restarts. If 'CNT' is set to '7', a timer interrupt is generated periodically with time period 't' determined by bit field 'TVALUE'.

Register Description (TIMR3)**TVALUE
(23:0)****Timer Expiration Value**

This bit field determines the timer expiration period 't':

$$t = (TVALUE + 1) \cdot CP$$

('CP' is the clock period, depending on bit 'SRC'.)

Register Description (XAD1)

Register 60 XAD1 Transmit Address 1 Register

CPU Accessibility: **read/write**

Reset Value: **00_H**

Channel A Channel B

Offset Address: **3E_H** **8E_H**

typical usage: written by CPU; read and evaluated by SEROCCO-H

Bit	7	6	5	4	3	2	1	0
	Transmit Address (high)							
	XAD1 (high byte)						0	XAD1_0
	or XAD1 (COMMAND)							

Register 61 XAD2 Transmit Address 2 Register

CPU Accessibility: **read/write**

Reset Value: **00_H**

Channel A Channel B

Offset Address: **3F_H** **8F_H**

typical usage: written by CPU; read and evaluated by SEROCCO-H

Bit	7	6	5	4	3	2	1	0
	Transmit Address (low)							
	XAD2 (low byte)							
	or XAD2 (RESPONSE)							

Register Description (XAD2)

XAD1 and XAD2 bit fields are valid in HDLC modes with automatic address field handling only (Automode, Address Mode 1, Address Mode 2). They can be programmed with one individual address byte which is inserted automatically into the address field (8 or 16 bit) of a HDLC transmit frame. The function depends on the selected protocol mode and address field size (bit 'ADM' in register [CCR2L](#)).

XAD1 Transmit Address 1

- 2-byte address field:
Bit field [XAD1](#) constitutes the high byte of the 2-byte address field. Bit 1 must be set to '0'. According to the ISDN LAP-D protocol, bit 1 is interpreted as the C/R (COMMAND/RESPONSE) bit. This bit is manipulated automatically by SEROCCO-H according to the setting of bit 'CRI' in register [RAH1](#). The following is the C/R value (on bit 1), when:
 - transmitting COMMANDs: '1' (if 'CRI'='1') ; '0' (if 'CRI'='0')
 - transmitting RESPONSEs: '0' (if 'CRI'='1') ; '1' (if 'CRI'='0')
 (In ISDN LAP-D, the high byte is known as 'SAPI'.)
In accordance with the HDLC protocol, bit 'XAD1_0' should be set to '0', to indicate that the address field contains (at least) one more byte.
- 1-byte address field:
According to the X.25 LAP-B protocol, [XAD1](#) is the address of a 'COMMAND' frame.

XAD2 Transmit Address 2

- 2-byte address field:
Bit field [XAD2](#) constitutes the low byte of the 2-byte address field.
(In ISDN LAP-D, the low byte is known as 'TEI'.)
- 1-byte address field:
According to the X.25 LAP-B protocol, [XAD2](#) is the address of a 'RESPONSE' frame.

Register Description (RAL1)

Register 62 **RAL1** **Receive Address 1 Low Register**

CPU Accessibility: **read/write**

Reset Value: **00_H**

Channel A Channel B

Offset Address: **40_H** **90_H**

typical usage: written by CPU; read and evaluated by SEROCCO-H

Bit	7	6	5	4	3	2	1	0
	Receive Address 1 (low)							
	RAL1							
	RAL1							

Register 63 **RAH1** **Receive Address 1 High Register**

CPU Accessibility: **read/write**

Reset Value: **00_H**

Channel A Channel B

Offset Address: **41_H** **91_H**

typical usage: written by CPU; read and evaluated by SEROCCO-H

Bit	7	6	5	4	3	2	1	0
	Receive Address 1 (high)							
	RAH1						CRI	RAH1_0
	or RAH1							

Register Description (RAL2)

Register 64 **RAL2** **Receive Address 2 Low Register**

CPU Accessibility: **read/write**
 Reset Value: **00_H**
 Channel A Channel B
 Offset Address: **42_H** **92_H**
 typical usage: written by CPU;
 read and evaluated by SEROCCO-H

Bit	7	6	5	4	3	2	1	0
	Receive Address 2 (low)							
	RAL2							

Register 65 **RAH2** **Receive Address 2 High Register**

CPU Accessibility: **read/write**
 Reset Value: **00_H**
 Channel A Channel B
 Offset Address: **43_H** **93_H**
 typical usage: written by CPU;
 read and evaluated by SEROCCO-H

Bit	7	6	5	4	3	2	1	0
	Receive Address 2 (high)							
	RAH2							

Register Description (RAH2)

In operating modes that provide address recognition, the high/low byte of the received address is compared with the individually programmable values in register [RAH2](#)/[RAL2](#)/[RAH1](#)/[RAL1](#).

This addresses can be masked on a per bit basis by setting the corresponding bits in registers [AMRAL1](#)/[AMRAH1](#)/[AMRAL2](#)/[AMRAH2](#) to allow extended broadcast address recognition. This feature is applicable to all HDLC sub-modes with address recognition.

RAH1 Receive Address 1 Byte High

In HDLC Automode bit '1' is reserved for 'CRI' (Command Response Interpretation). In all other modes [RAH1](#) is an 8 bit address.

CRI Command/Response Interpretation

The setting of this bit effects the meaning of the 'C/R' bit in the receive status byte ([RSTA](#)). This status bit 'C/R' should be interpreted after reception as follows:

'0' (if 'CRI'='1')	;	'1' (if 'CRI'='0')	:	COMMAND received
'1' (if 'CRI'='1')	;	'0' (if 'CRI'='0')	:	RESPONSE received

Note: If 1-byte address field is selected in HDLC Automode, [RAH1](#) must be set to 0x00_H.

RAL1 Receive Address 1 Byte Low

The general function and its meaning depends on the selected HDLC operating mode:

- **Automode / Address Mode 2 (16-bit address)**
[RAL1](#) can be programmed with the value of the first individual low address byte.
- **Automode / Address Mode 2 (8-bit address)**
According to X.25 LAP-B protocol, the address in [RAL1](#) is considered as the address of a 'COMMAND' frame.

RAH2 Receive Address 2 Byte High

RAL2 Receive Address 2 Byte Low

Value of the second individually programmable high/low address byte. If a 1-byte address field is selected, [RAL2](#) is considered as the address of a 'RESPONSE' frame according to X.25 LAP-B protocol.

Register Description (AMRAL1)

Register 66 **AMRAL1** **Mask Receive Address 1 Low Register**

CPU Accessibility: **read/write**

Reset Value: **00_H**

Channel A Channel B

Offset Address: **44_H** **94_H**

typical usage: written by CPU;
read and evaluated by SEROCCO-H

Bit	7	6	5	4	3	2	1	0
	Receive Mask Address 1 (low)							
	AMRAL1							

Register 67 **AMRAH1** **Mask Receive Address 1 High Register**

CPU Accessibility: **read/write**

Reset Value: **00_H**

Channel A Channel B

Offset Address: **45_H** **95_H**

typical usage: written by CPU;
read and evaluated by SEROCCO-H

Bit	7	6	5	4	3	2	1	0
	Receive Mask Address 1 (high)							
	AMRAH1							

Register Description (AMRAL2)

Register 68 **AMRAL2** **Mask Receive Address 2 Low Register**

CPU Accessibility: **read/write**

Reset Value: **00_H**

Channel A Channel B

Offset Address: **46_H** **96_H**

typical usage: written by CPU;
read and evaluated by SEROCCO-H

Bit	7	6	5	4	3	2	1	0
	Receive Mask Address 2 (low)							
	AMRAL2							

Register 69 **AMRAH2** **Mask Receive Address 2 High Register**

CPU Accessibility: **read/write**

Reset Value: **00_H**

Channel A Channel B

Offset Address: **47_H** **97_H**

typical usage: written by CPU;
read and evaluated by SEROCCO-H

Bit	7	6	5	4	3	2	1	0
	Receive Mask Address 2 (high)							
	AMRAH2							

Register Description (AMRAH2)

AMRAH2 **Receive Mask Address 2 Byte High**

AMRAL2 **Receive Mask Address 2 Byte Low**

AMRAH1 **Receive Mask Address 1 Byte High**

AMRAL1 **Receive Mask Address 1 Byte Low**

Setting a bit in this registers to '1' masks the corresponding bit in registers [RAH2/RAL2/RAH1/RAL1](#). A masked bit position always matches when comparing the received frame address with registers [RAH2/RAL2/RAH1/RAL1](#), allowing extended broadcast mechanism.

bit = '0' The dedicated bit position is NOT masked. This bit position in the received address must match with the corresponding bit position in registers [RAH2/RAL2/RAH1/RAL1](#) to accept the frame.

bit = '1' The dedicated bit position is masked. This bit position in the received address NEED NOT match with the corresponding bit position in registers [RAH2/RAL2/RAH1/RAL1](#) to accept the frame.

Register Description (RLCRL)

Register 70 RLCRL Receive Length Check Register (Low Byte)

CPU Accessibility: **read/write**

Reset Value: **00_H**

Channel A Channel B

Offset Address: **48_H** **98_H**

typical usage: written by CPU;
read and evaluated by SEROCCO-H

Bit	7	6	5	4	3	2	1	0
	Receive Length Limit							
	RL(7:0)							

Register 71 RLCRH Receive Length Check Register (High Byte)

CPU Accessibility: **read/write**

Reset Value: **00_H**

Channel A Channel B

Offset Address: **49_H** **99_H**

typical usage: written by CPU;
read and evaluated by SEROCCO-H

Bit	7	6	5	4	3	2	1	0
	Receive Length Check Control				Receive Length Limit			
	RCE	0	0	0	0	RL(10:8)		

Register Description (RLCRH)

RCE Receive Length Check Enable

This bit is valid in HDLC mode only and enables/disables the receive length check function:

RCE = '0' No receive length check on received HDLC frames is performed.

RCE = '1' The receive length check is enabled. All bytes of a HDLC frame which are transferred to the receive FIFO (depending on the selected protocol sub-mode and receive CRC handling) are counted and checked against the maximum length check limit which is programmed in bit field 'RL'.

A frame exceeding the maximum length is treated as if it were aborted on the receive line ('RME' interrupt and bit 'RAB' (receive abort) set in the [RSTA](#) byte).

In addition a 'FLEX' interrupt is generated prior to 'RME', if enabled.

Note: The Receive Status Byte ([RSTA](#)) is part of the frame length checking.

RL(10:0) Receive Length Check Limit

This bit-field defines the receive length check limit (32..65536 bytes) if checking is enabled via bit 'RCE':

RL(10:0) The receive length limit is calculated by:

$$\text{Limit} = (\text{RL} + 1) \cdot 32$$

Register Description (ISR0)

Register 72 **ISR0** **Interrupt Status Register 0**

CPU Accessibility: **read only**
Reset Value: **00_H**
Channel A Channel B
Offset Address: **50_H** **A0_H**
typical usage: updated by SEROCCO-H
read and evaluated by CPU

Bit	7	6	5	4	3	2	1	0
	ISR0							
	RDO	RFO	PCE	RSC	RPF	RME	RFS	FLEX

Register 73 **ISR1** **Interrupt Status Register 1**

CPU Accessibility: **read only**
Reset Value: **00_H**
Channel A Channel B
Offset Address: **51_H** **A1_H**
typical usage: updated by SEROCCO-H
read and evaluated by CPU

Bit	7	6	5	4	3	2	1	0
	ISR1							
	TIN	CSC	XMR	XPR	ALLS	XDU	SUEX	0

Register Description (ISR2)

Register 74 **ISR2** **Interrupt Status Register 2**

CPU Accessibility: **read only**

Reset Value: **00_H**

Channel A Channel B

Offset Address: **52_H** **A2_H**

typical usage: updated by SEROCCO-H
read and evaluated by CPU

Bit	7	6	5	4	3	2	1	0
	ISR2							
	0	0	0	0	0	0	PLLA	CDSC

Register Description (ISR2)**RDO Receive Data Overflow Interrupt**

This bit is set to '1', if receive data of the current frame got lost because of a SCC receive FIFO full condition. However the rest of the frame is received and discarded as long as the receive FIFO remains full and is stored as soon as FIFO space is available again. The receive status byte ([RSTA](#)) of such a frame contains an 'RDO' indication. In DMA operation the 'RDO' indication is also set in the receive byte count register [RBCH](#).

RFO Receive FIFO Overflow Interrupt

This bit is set to '1', if the SCC receive FIFO is full and a complete frame must be discarded. This interrupt can be used for statistical purposes, indicating that the host was not able to service the SCC receive FIFO quickly enough, e.g. due to high bus latency.

PCE Protocol Error Interrupt

This bit is valid in HDLC Automode only.

It is set to '1', if the receiver has detected a protocol error, i.e. one of the following events occurred:

- an S- or I-frame was received with wrong N(R) counter value;
- an S-frame containing an Information field was received.

RSC Receive Status Change Interrupt

This bit is valid in HDLC Automode only.

It is set to '1', if a status change of the remote station receiver has been detected by receiving a S-frame with receiver ready (RR) or receiver not ready (RNR) indication. Because only a status change is indicated via this interrupt, the current status can be evaluated by reading bit 'RRNR' in status register [STARH](#).

RPF Receive Pool Full Interrupt

This bit is set to '1' if the RFIFO threshold level, set with bit field 'RFTH(1:0)' in register [CCR3H](#), is reached. Default threshold level is 32 data bytes.

Register Description (ISR2)

RME

Receive Message End Interrupt

This bit set to '1' indicates that the reception of one message is completed, i.e. either

- one message which fits into RFIFO not exceeding the receive FIFO threshold, or
- the last part of a message, all in all exceeding the receive FIFO threshold

is stored in the RFIFO.

The complete message length can be determined by reading the [RBCL](#)/[RBCH](#) registers. The number of bytes stored in RFIFO is given by the 5, 4, 2 or 1 least significant bits of register [RBCL](#), depending on the selected RFIFO threshold (bit field 'RFTH(1:0)' in register [CCR3H](#)). Additional frame status information is available in the [RSTA](#) byte, stored in the RFIFO as the last byte of each frame.

Note: After the RFIFO contents have been read, an [CMDRH:RMC](#) command must be issued to free the RFIFO for new receive data.

RFS

Receive Frame Start Interrupt

This bit is set to '1', if the beginning of a valid frame is detected by the receiver. A valid frame start is detected either if a valid address field is recognized (in all operating modes with address recognition) or if a start flag is recognized (in all operating modes with no address recognition).

FLEX

Frame Length Exceeded Interrupt

This bit is set to '1', if the frame length check feature is enabled and the current received frame is aborted because the programmed frame length limit was exceeded (refer to registers [RLCRL](#)/[RLCRH](#) for detailed description).

TIN

Timer Interrupt

This bit is set to '1', if the internal timer was activated and has expired (refer also to description of timer registers [TIMR0](#)..[TIMR3](#)).

CSC

$\overline{\text{CTS}}$ Status Change

This bit is set to '1', if a transition occurs on signal $\overline{\text{CTS}}$. The current state of signal $\overline{\text{CTS}}$ is monitored by status bit 'CTS' in status register [STARL](#).

Note: A transmit clock must be provided to detect a transition of $\overline{\text{CTS}}$.

Register Description (ISR2)

XMR

Transmit Message Repeat

This bit is set to '1', if transmission of the last frame has to be repeated (by software), because

- the SCC has received a negative acknowledge to an I-frame (in HDLC Automode operation);
- a collision occurred after at least 14.5 bytes of data have been completely sent out, i.e. automatic re-transmission cannot be performed by the SCC;
- $\overline{\text{CTS}}$ signal was deasserted after at least 14.5bytes of data have been completely sent out.

Note: For easy recovery from a collision event (in bus configuration only), the SCC transmit FIFO should not contain more than one complete frame. This can be achieved by using the 'ALLS' interrupt to control the corresponding transmit channel forwarding a new frame on all sent (ALLS) event only.

XPR

Transmit Pool Ready Interrupt

This bit is set to '1', if a transmitter reset command was executed successfully (command bit 'XRES' in register [CMDRL](#)) and whenever the XFIFO is able to accept new transmit data again.

An 'XPR' interrupt is not generated, if no sufficient transmit clock is available (depending on the selected clock mode).

ALLS

ALL Sent Interrupt

This bit is set to '1':

- if the last bit of the current HDLC frame is sent out via pin TxD and no further frame is stored in the SCC transmit FIFO, i.e. the transmit FIFO is empty (Address Mode 2/1/0);
- if an I-frame is sent out completely via pin TxD and either a valid acknowledge S-frame has been received or a time-out condition occurred because no valid acknowledge S-frame has been received in time (Automode).

Register Description (ISR2)**XDU****Transmit Data Underrun Interrupt**

This bit is set to '1', if the current frame was terminated by the SCC with an abort sequence, because neither a 'frame end' indication was detected in the FIFO (to complete the current frame) nor more data is available in the SCC transmit FIFO.

Note: The transmitter is stopped if this condition occurs. The XDU condition MUST be cleared by reading register [ISR1](#), thus bit 'XDU' should not be masked via register [IMR1](#).

SUEX**Signalling Unit Counter Exceeded Interrupt**

This bit is set to '1', if 256 correct or incorrect SU's have been received and the internal counter is reset to 0.

PLLA**DPLL Asynchronous Interrupt**

This bit is only valid, if the receive clock is derived from the internal DPLL and FM0, FM1 or Manchester data encoding is selected (depending on the selected clock mode and data encoding mode). It is set to '1' if the DPLL has lost synchronization. Reception is disabled until synchronization has been regained again. If the transmitter is supplied with a clock derived from the DPLL, transmission is also interrupted.

CDSC**Carrier Detect Status Change Interrupt**

This bit is set to '1', if a state transition has been detected at signal CD. Because only a state transition is indicated via this interrupt, the current status can be evaluated by reading bit 'CD' in status register [STARH](#).

Note: A receive clock must be provided to detect a transition of CD.

Register Description (IMR0)

Register 75 IMR0 Interrupt Mask Register 0

CPU Accessibility: **read/write**

Reset Value: **FF_H**

Channel A Channel B

Offset Address: **54_H** **A4_H**

typical usage: written by CPU;
read and evaluated by SEROCCO-H

Bit	7	6	5	4	3	2	1	0
	IMR0							
	RDO	RFO	PCE	RSC	RPF	RME	RFS	FLEX

Register 76 IMR1 Interrupt Mask Register 1

CPU Accessibility: **read/write**

Reset Value: **FF_H**

Channel A Channel B

Offset Address: **55_H** **A5_H**

typical usage: written by CPU;
read and evaluated by SEROCCO-H

Bit	7	6	5	4	3	2	1	0
	IMR1							
	TIN	CSC	XMR	XPR	ALLS	XDU	SUEX	1

Register Description (IMR2)

Register 77 **IMR2** **Interrupt Mask Register 2**

CPU Accessibility: **read/write**

Reset Value: **03_H**

Channel A Channel B

Offset Address: **56_H** **A6_H**

typical usage: written by CPU;
read and evaluated by SEROCCO-H

Bit	7	6	5	4	3	2	1	0
	IMR2							
	0	0	0	0	0	0	PLLA	CDSC

Register Description (IMR2)

(IM)

Interrupt Mask Bits

Each SCC interrupt event can generate an interrupt signal indication via pin INT/ $\overline{\text{INT}}$. Each bit position of registers IMR0..IMR2 is a mask for the corresponding interrupt event in the interrupt status registers ISR0..ISR2. Masked interrupt events never generate an interrupt indication via pin INT/ $\overline{\text{INT}}$.

bit = '0' The corresponding interrupt event is NOT masked and will generate an interrupt indication via pin INT/ $\overline{\text{INT}}$.

bit = '1' The corresponding interrupt event is masked and will NEITHER generate an interrupt vector NOR an interrupt indication via pin INT/ $\overline{\text{INT}}$.

Moreover, masked interrupt events are:

- not displayed in the interrupt status registers ISR0..ISR2 if bit 'VIS' in register CCR0L is programmed to '0'.
- displayed in interrupt status registers ISR0..ISR2 if bit 'VIS' in register CCR0L is programmed to '1'.

Note: After RESET, all interrupt events are masked. Undefined bits must not be cleared to '0'.

For detailed interrupt event description refer to the corresponding bit position in registers ISR0..ISR2.

Register Description (RSTA)

Register 78 RSTA Receive Status Byte

CPU Accessibility: **read only**

Reset Value: **00_H**

Channel A Channel B

Offset Address: **58_H** **A8_H**

typical usage: written by SEROCCO-H to RFIFO;
read from RFIFO and evaluated by CPU

Bit	7	6	5	4	3	2	1	0
	Receive Status Byte							
	VFR	RDO	CRCOK	RAB	HA(1:0)/ SU(1:0)	C/R	LA	

The Receive Status Byte 'RSTA' contains comprehensive status information about the last received frame (HDLC/PPP).

The SCC attaches this status byte to the receive data and thus it should be read from the RFIFO.

In HDLC/PPP modes the RSTA value can optionally be read from this register address. In extended transparent mode this status field does not apply.

Register Description (RSTA)

VFR

Valid Frame

Determines whether a valid frame has been received.

VFR='0'

The received frame is invalid.

An invalid frame is either a frame which is not an integer number of 8 bits ($n * 8$ bits) in length (e.g. 25 bits), or a frame which is too short, taking into account the operation mode selected via [CCR2L](#) (MDS1, MDS0, ADM) and the selected CRC algorithm ([CCR1L](#):C32) as follows:

for [CCR3H](#):DRCRC = '0' (CRC reception enabled):

- automode / address mode 2 (16-bit address)
4 bytes (CRC-CCITT) or 6 (CRC-32)
- automode / address mode 2 (8-bit address)
3 bytes (CRC-CCITT) or 5 (CRC-32)
- address mode 1:
3 bytes (CRC-CCITT) or 5 (CRC-32)
- address mode 0:
2 bytes (CRC-CCITT) or 4 (CRC-32)

for [CCR3H](#):DRCRC = '1' (CRC reception disabled):

- automode / address mode 2 (16-bit address):
2 bytes
- automode / address mode 2 (8-bit address):
1 byte
- address mode 1:
1 byte
- address mode 0:
1 byte

Note: Shorter frames are not reported at all.

VFR='1'

The received frame is valid.

RDO

Receive Data Overflow

RDO='0'

No receive data overflow has occurred.

RDO='1'

A data overflow has occurred during reception of the frame. Additionally, an interrupt can be generated (refer to [ISR0](#):RDO/[IMR0](#):RDO).

Register Description (RSTA)

CRCOK CRC Compare/Check

CRCOK='0' CRC check failed, received frame contains errors.

CRCOK='1' CRC check OK; the received frame does not contain CRC errors.

RAB Receive Message Aborted

RAB='0' No abort condition was detected during reception of the frame.

RAB='1' The received frame was aborted from the transmitting station. According to the HDLC protocol, this frame must be discarded by the receiver station.
This bit is also set to '1' if the maximum receive byte count (set in registers [RLCRL](#)/[RLCRH](#)) is reached.

HA(1:0) High Byte Address Compare

Significant only if an address mode with automatic address handling has been selected. In operating modes which provide high byte address recognition, SEROCCO-H compares the high byte of a 2-byte address with the contents of two individually programmable addresses ([RAH1](#), [RAH2](#)) and the fixed values FE_H and FC_H (broadcast address). Dependent on the result of this comparison, the following bit combinations are possible:

HA(1:0)='10' [RAH1](#) has been recognized.

HA(1:0)='00' [RAH2](#) has been recognized.

HA(1:0)='01' broadcast address has been recognized.

If [RAH1](#) and [RAH2](#) contain identical values, a match is indicated by HA(1:0)='10'.

SU(1:0) SS7 Signaling Unit Type

If Signaling System #7 support is activated (see [CCR3L](#) register, bit 'ESS7'), the bit functions are defined as follows:

SU(1:0)='00' not valid

SU(1:0)='01' Fill In Signaling Unit (FISU) detected

SU(1:0)='10' Link Status Signaling Unit (LSSU) detected

SU(1:0)='11' Message Signaling Unit (MSU) detected

Register Description (RSTA)**C/R****Command/Response**

Significant only if 2-byte address mode has been selected.
Value of the C/R bit (bit 1 of high address byte) in the received frame.
The interpretation depends on the setting of the 'CRI' bit in the [RAH1](#) register (See "RAH1" on page 184.).

LA**Low Byte Address Compare**

Significant in automode and address mode 2 only.
The low byte address of a 2-byte address field, or the single address byte of a 1-byte address field is compared with two addresses ([RAL1](#), [RAL2](#)).

LA='0' [RAL2](#) has been recognized.

LA='1' [RAL1](#) has been recognized.

According to the X.25 LAPB protocol, [RAL1](#) is interpreted as the address of a COMMAND frame and [RAL2](#) is interpreted as the address of a RESPONSE frame.

5.2.3 Channel Specific DMA Registers

Each register description is organized in three parts:

- a head with general information about reset value, access type (read/write), channel specific offset address and usual handling;
- a table containing the bit information (name of bit positions);
- a section containing the detailed description of each bit.

Register Description (XBCL)

Register 79 XBCL Transmit Byte Count (Low Byte)

CPU Accessibility: **read/write**

Reset Value: **00_H**

Channel A Channel B

Offset Address: **B8_H** **D2_H**

typical usage: written by CPU, evaluated by SEROCCO-H

Bit	7	6	5	4	3	2	1	0
	XBC(7:0)							

Register 80 XBCH Transmit Byte Count (High Byte)

CPU Accessibility: **read/write**

Reset Value: **00_H**

Channel A Channel B

Offset Address: **B9_H** **D3_H**

typical usage: written by CPU, evaluated by SEROCCO-H

Bit	7	6	5	4	3	2	1	0
	XME	XF	XIF	0	XBC(11:8)			

Register Description (XBCH)**XBC
(11:0)****Transmit Byte Count**

This register is used in DMA Mode only, to program the length (1...4096 bytes) of the next frame to be transmitted. The length of the block in number of bytes is:

$$\text{Length} = \text{XBC} + 1$$

This allows the SEROCCO-H to request the correct amount of DMA cycles after an 'XF' or 'XIF' command.

XME**Transmit Message End Command**

Only valid in external DMA controller mode.

This bit is identical to 'XME' command bit (refer to register **"CMDRL"** on [Page 135](#)).

XF**Transmit Frame Command**

Only valid in external DMA controller mode.

This bit is identical to 'XF' command bit (refer to register **"CMDRL"** on [Page 135](#)).

XIF**Transmit I-Frame Command**

Only valid in external DMA controller mode.

This bit is identical to 'XIF' command bit (refer to register **"CMDRL"** on [Page 135](#)).

Register Description (RMBSL)

Register 81 **RMBSL** **Receive Maximum Buffer Size (Low Byte)**

CPU Accessibility: **read/write**

Reset Value: **00_H**

Channel A Channel B

Offset Address: **C4_H** **DE_H**

typical usage: written by CPU, evaluated by SEROCCO-H

Bit	7	6	5	4	3	2	1	0
	Receive Maximum Buffer Size							
	RMBS(7:0)							

Register 82 **RMBSH** **Receive Maximum Buffer Size (High Byte)**

CPU Accessibility: **read/write**

Reset Value: **00_H**

Channel A Channel B

Offset Address: **C5_H** **DF_H**

typical usage: written by CPU, evaluated by SEROCCO-H

Bit	15	14	13	12	11	10	9	8
	Receive Maximum Buffer Size							
	RE	DRMBS	0	0	RMBS(11:8)			

Register Description (RMBSH)

RE Receive DMA Enable

Only valid if external DMA controller support is enabled.

Self-clearing command bit:

RE='0' The DMA controller is not set up to forward receive data into a buffer in memory.

RE='1' Setting this bit to '1' enables the DMA support logic to request the external DMA controller to transfer receive data when available in RFIFO.

DRMBS Disable Receive Maximum Buffer Size (RMBS) Check

Only valid if external DMA controller support is enabled.

DRMBS='0' Evaluation of bit field RMBS(11:0) is enabled.

DRMBS='1' Evaluation of bit field RMBS(11:0) is disabled.

RMBS(11:0) Receive Maximum Buffer Size

Only valid if external DMA controller support is enabled.

The size of the receive buffer in host memory can be set up in this bit field to ensure that request for DMA transfers are inhibited when the maximum buffer size is reached. An RBF interrupt is generated (if unmasked) to inform the CPU. If the external DMA controller supports this function, it can be disabled by setting bit 'DRMBS' to '1'.

Register Description (RBCL)

Register 83 RBCL Receive Byte Count (Low Byte)

CPU Accessibility: **read only**

Reset Value: **00_H**

Channel A Channel B

Offset Address: **C6_H** **E0_H**

typical usage: written by SEROCCO-H, evaluated by CPU

Bit	7	6	5	4	3	2	1	0
	RBC(7:0)							

Register 84 RBCH Receive Byte Count (High Byte)

CPU Accessibility: **read only**

Reset Value: **00_H**

Channel A Channel B

Offset Address: **C7_H** **E1_H**

typical usage: written by SEROCCO-H, evaluated by CPU

Bit	7	6	5	4	3	2	1	0
	RBC0	0	0	0	RBC(11:8)			

Register Description (RBCH)**RBC(11:0) Receive Byte Count**

This bit field determines the receive byte count (1..4095) of the currently received frame/block.

RBCO Receive Byte Counter Overflow

Only valid in DMA controller mode.

This bit indicates an overflow of the receive byte counter RBC(11:0), i.e. the receive frame length exceeded 4095 bytes.

5.2.4 Miscellaneous Registers

Register 85 VER0 Version Register 0

CPU Accessibility: **read only**
Reset Value: **83_H**
Offset Address: **EC_H**
typical usage: evaluated by CPU

Bit	7	6	5	4	3	2	1	0
	Manufacturer Code							Fix '1'
	VER(7:0)							

Register 86 VER1 Version Register 1

CPU Accessibility: **read only**
Reset Value: **F0_H**
Offset Address: **ED_H**
typical usage: evaluated by CPU

Bit	7	6	5	4	3	2	1	0
	Device Code (bits 3 .. 0)				Manufacturer Code			
	VER(15:8)							

Register Description (VER2)

Register 87 VER2 Version Register 2

CPU Accessibility: **read only**
Reset Value: **05_H**
Offset Address: **EE_H**
typical usage: evaluated by CPU

Bit	7	6	5	4	3	2	1	0
	Device Code (bits 11 .. 4)							
	VER(23:16)							

Register 88 VER3 Version Register 3

CPU Accessibility: **read only**
Reset Value: **20_H**
Offset Address: **EF_H**
typical usage: evaluated by CPU

Bit	7	6	5	4	3	2	1	0
	Version Number				Device Code (bits 15 .. 12)			
	VER(31:24)							

VER(31:0) Version Register

Identical to 32 bit boundary scan ID string.

The 32 bit string consists of the bit fields:

VER(31:28)	2 _H	Version Number
VER(27:12)	005F _H	Device Code
VER(11:0)	083 _H	Manufacturer Code (LSB fixed to '1')

6 Programming

6.1 Initialization

After Reset the CPU has to write a minimum set of registers and an optional set depending on the required features and operating modes.

First, the following initialization steps must be taken:

- Select serial protocol mode (refer to [Table 12 "Protocol Mode Overview" on Page 83](#)),
- Select encoding of the serial data (refer to [Chapter 3.2.13 "Data Encoding" on Page 74](#)),
- Program the output characteristics of
 - pin TxD (selected with bit 'ODS' in ["Channel Configuration Register 1 \(Low Byte\)" on Page 143](#)) and
 - interrupt pin INT/ $\overline{\text{INT}}$ (selected with bit field 'IPC(1:0)' in ["Global Mode Register" on Page 112](#)),
- Choose a clock mode (refer to [Table 7 "Overview of Clock Modes" on Page 47](#)).
- Power-up the oscillator unit (with or without shaper) by re-setting bit [GMODE:OSCPD](#) to '0', if appropriate ([GMODE:DSHP](#)='0' enables the shaper).

The clock mode must be set before power-up ([CCR0H.PU](#)). The CPU may switch the SEROCCO-H between power-up and power-down mode. This has no influence upon the contents of the registers, i.e. the internal state remains stored. In power-down mode however, all internal clocks are disabled, no interrupts from the corresponding channel are forwarded to the CPU. This state can be used as a standby mode, when the channel is (temporarily) not used, thus substantially reducing power consumption.

The SEROCCO-H should usually be initialized in Power-Down mode.

The need for programming further registers depends on the selected features (serial mode, clock mode specific features, operating mode, address mode, user demands).

6.2 Interrupt Mode

6.2.1 Data Transmission (Interrupt Driven)

In transmit direction 2×32 byte FIFO buffers (transmit pools) are provided for each channel. After checking the XFIFO status by polling the Transmit FIFO Write Enable bit (bit 'XFW' in [STARL](#) register) or after a Transmit Pool Ready ('XPR') interrupt, up to 32 bytes may be entered by the CPU into the XFIFO.

The transmission of a packet can be started by issuing an 'XF' or 'XIF' command via the [CMDRL](#) register. If enabled, a specified number of preambles (refer to registers [CCR2H](#) and [PREAMB](#)) are sent out optionally before transmission of the current packet starts.

If the transmit command does not include an end of message indication (**CMDRL.XME**), SEROCCO-H will repeatedly request for the next data block by means of an 'XPR' interrupt as soon as no more than 32 bytes are stored in the XFIFO, i.e. a 32-byte pool is accessible to the CPU.

This process will be repeated until the CPU indicates the end of message per 'XME' command, after which packet transmission is finished correctly by appending the CRC and closing flag sequence. Consecutive packets may be transmitted as back-to-back packets and may even share a flag (enabled via **CCR1L.SFLG**), if service of XFIFO is quick enough.

In case no more data is available in the XFIFO prior to the arrival of the end-of-message indication ('XME'), the transmission of the packet is terminated with an abort sequence and the CPU is notified per interrupt (**ISR1.XDU**, transmit data underrun). The packet may also be aborted per software at any time (**CMDRL.XRES**).

The data transmission sequence, from the CPU's point of view, is outlined in **Figure 53**.




Figure 53 Interrupt Driven Data Transmission (Flow Diagram)

6.2.2 Data Reception (Interrupt Driven)

Also 2×32 byte FIFO buffers (receive pools) are provided for each channel in receive direction.

There are different interrupt indications concerned with the reception of data:

- 'RPF' (Receive Pool Full) interrupt, indicating that a specified number of bytes (limited with the receive FIFO threshold in register [CCR3H](#), bit field 'RFTH(1..0)'; default is 32 bytes) can be read from RFIFO and the received message is not yet complete.
- 'RME' (Receive Message End) interrupt, indicating that the reception of one message is completed, i.e. either
 - one message which fits into RFIFO not exceeding the receive FIFO threshold, or
 - the last part of a message, all in all exceeding the receive FIFO threshold is stored in the RFIFO.


In addition to the message end ('RME') interrupt the following information about the received packet is stored by SEROCCO-H in special registers and/or RFIFO:

Table 16 Status Information after RME interrupt

Status Information	Location
Length of received message	registers RBCH , RBCL
CRC result (good/bad)	RSTA register (or last byte of received data)
Valid frame (yes/no)	RSTA register (or last byte of received data)
ABORT sequence recognized (yes/no)	RSTA register (or last byte of received data)
Data overflow (yes/no)	RSTA register (or last byte of received data)
Results from address comparison (with automatic address handling)	RSTA register (or last byte of received data)
Type of frame (COMMAND/RESPONSE) (with automatic address handling)	RSTA register (or last byte of received data)
Type of Signaling Unit (in SS7 mode)	RSTA register (or last byte of received data)

Note: After the received data has been read from the RFIFO, this must be explicitly acknowledged by the CPU issuing an 'RMC' (Receive Message Complete) command. The CPU has to handle the 'RPF' interrupt before the complete 2×32 -byte FIFO is filled up with receive data which would cause a "Receive Data Overflow" condition.

The data reception sequence, from the CPU's point of view, is outlined in [Figure 54](#).



1) A receive threshold of 32 bytes is the default for HDLC/PPP mode. It can be programmed with bit field RFTH(1:0) in register .

2) The number of bytes stored in RFIFO can be determined by evaluating the lower bits in register (depending on the selected receive threshold RFTH(1:0)).

Figure 54 Interrupt Driven Data Reception (Flow Diagram)

6.3 External DMA Supported Mode

The following table provides a definition of terms used in this chapter to describe the operation with external DMA controller support.

Table 17 DMA Terminology

Packet	A "Packet" is a connected block of data bytes. If a receive status byte (RSTA) is attached to data bytes, it is also considered as part of the packet.
Buffer	A "Buffer" is a limited space in memory that is reserved for DMA reception/transmission. SEROCCO-H can optionally keep track of predefined (receive) buffer limits and notify the CPU with an appropriate interrupt if this functionality is not provided by the external DMA controller. A packet can go into one single buffer, or it can go fragmented into multiple buffers.
Block	A "Block" is the amount of data that is transferred from the memory to the XFIFO (transmit DMA transfer) or from the RFIFO to the memory. The block size is 32 bytes by default. It can be lowered with the receive FIFO threshold in register CCR3H , bit field 'RFTH(1..0)'.
Bus Cycle	A "Bus Cycle" corresponds to a single byte/word transfer. Multiple bus cycles make up a block transfer.
DMA Transfer	A "DMA Transfer" is the movement of complete buffers and/or packets between the XFIFO/RFIFO and the memory by the external DMA controller.

6.3.1 Data Transmission (With External DMA Support)

Any packet transmission is prepared by initializing the external DMA controller with the transmit buffer start address and writing the packet size in number of bytes to registers **XBCL/XBCH**.

Now there are two possible scenarios:

- If the prepared transmit buffer in memory contains a complete packet, the start command for DMA transmission is issued by setting bits 'XF' and 'XME' in register **XBCH** to '1'. The DMA support logic will request the external DMA controller to transfer data into the XFIFO. After the last byte has been transmitted, the protocol machine appends the trailer (e.g. CRC and Flag in HDLC), if applicable. The Transmit DMA Transfer End (TDTE) interrupt is generated (refer to **Figure 55**).
- If a transmit packet is distributed over more than one transmit buffer in memory, the 'XF' command (without setting the 'XME' bit) forces SEROCCO-H to request data transfers from the external DMA controller from this buffer. A Transmit DMA Transfer

End (TDTE) interrupt is generated whenever a block of <XBC> bytes is completely transferred. For the last buffer, containing the end of the transmit packet, the 'XF' command is issued together with bit 'XME' set (refer to [Figure 56](#)).

After transmission is complete, the optional generation of the ALLS interrupt indicates that all transmit data has been sent on pin TxD.

Note: In HDLC Automode, the 'XF' command may be replaced by the 'XIF' command in the same register, when transmission of an I-frame is desired.




Figure 55 DMA Transmit (Single Buffer per Packet)




Figure 56 Fragmented DMA Transmission (Multiple Buffers per Packet)

6.3.2 Data Reception (With External DMA Support)

The receive DMA support logic is able to limit its requesting for data transfers to a byte count programmed in register [RMBSL/RMBSH](#). If the external DMA controller is capable of handling maximum receive buffer sizes itself, this feature can be disabled by setting bit [RMBSH:DRMBS](#) to '1'.

If a new packet is received by the SCC, the DMA support logic will request the external DMA controller to move receive data out of the RFIFO.

Now there are two possible scenarios:

- If the maximum buffer size programmed in register [RMBSL/RMBSH](#) has been transferred (only if [RMBSH:DRMBS](#) = '0'), SEROCCO-H stops requesting for data transfers and a Receive Buffer Full (RBF) interrupt is generated. The CPU now updates the receive buffer base address in the external DMA controller and releases the receive DMA control logic by setting the 'RE' bit in register [RMBSH](#). Optionally the maximum buffer size value can be updated with the same register write access.
- If the end of a received packet/block is part of the current DMA transfer, SEROCCO-H generates a Receive DMA Transfer End (RDTE) interrupt and stops operation. The CPU now reads the received byte count from registers [RBCL/RBCH](#). The receive DMA support logic will not continue requesting for data transfer until it is set up again with the 'RE' command in register [RMBSH](#).

If in packet oriented protocol modes (HDLC, PPP) the maximum receive buffer size RMBS is chosen to be larger than the expected receive packets, each buffer will contain the whole packet (see [Figure 57](#)). In this case (or if [RMBSH:DRMBS](#) = '1') a Receive Buffer Full (RBF) interrupt will never occur, simplifying the software. To ensure that no packets exceeding the maximum buffer size are forwarded from the SCC to the RFIFO, the receive packet length should be limited with registers [RLCRL/RLCRH](#).




Figure 57 DMA Receive (Single Buffer per Packet)

Figure 58 shows an example for fragmented reception of a packet larger than the prepared receive buffers in memory. In this case the length of the received packet is 199 bytes, each of the buffers in host memory is 128 bytes deep:




Figure 58 Fragmented Reception per DMA (Example)

After the external DMA controller is initialized with the base address of receive buffer #1 and the maximum buffer size RMBS is written to SEROCCO-H, simultaneously activated with the 'RE' command, requesting of DMA transfer from the RFIFO to the receive buffer takes place in blocks of 32 bytes (unless changed with bit field 'RFTH' in register [CCR3H](#)).

After four 32-byte-blocks have been transferred, the first receive buffer is filled up completely with receive data. The SEROCCO-H indicates this by generating the RBF interrupt.

Now the CPU has to provide the base address of the second receive buffer to the external DMA controller and issue the 'RE' command to SEROCCO-H again. This allows the external DMA controller to continue data transfers into the second receive buffer. After another two 32-byte-blocks have been transferred, the DMA request for the remaining 7 bytes (including the [RSTA](#) byte) is generated to the external DMA controller, followed by the generation of the RDTE interrupt. Now the DMA transfer is completed and software has to read the number of received bytes from the Receive Byte Count registers [RBCL/RBCH](#).

The following figure ([Figure 59](#)) gives the sequence of actions from both, the SEROCCO-H and the CPU for this example (fragmented reception of 199 bytes into two receive buffers):




Figure 59 **Fragmented Reception Sequence (Example)**

7 Electrical Characteristics

7.1 Absolute Maximum Ratings

Parameter	Symbol	Limit Values	Unit
Ambient temperature under bias	PEB T_A	0 to 70	°C
	PEF T_A	– 40 to 85	°C
Storage temperature	T_{stg}	– 65 to 125	°C
IC supply voltage	V_{DD3}	– 0.3 to 3.6	V
Voltage on any signal pin with respect to ground	V_S	– 0.4 to 5.5	V
ESD robustness ¹⁾ HBM: 1.5 kΩ, 100 pF	$V_{ESD,HBM}$	2000	V

¹⁾ According to MIL-Std 883D, method 3015.7 and ESD Ass. Standard EOS/ESD-5.1-1993.

Note: Stresses above those listed here may cause permanent damage to the device. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

7.2 Operating Range

Parameter	Symbol	Limit Values		Unit	Test Condition
		min.	max.		
Ambient temperature	PEB T_A	0	70	°C	
	PEF T_A	-40	85	°C	
Junction temperature	T_J	0	125	°C	
Supply voltage	V_{DD3}	3.0	3.6	V	
Ground	V_{SS}	0	0	V	

Note: In the operating range, the functions given in the circuit description are fulfilled.

Electrical Characteristics

7.3 DC Characteristics

Parameter		Symbol	Limit Values		Unit	Notes
			min.	max.		
Input low voltage		V_{IL}	- 0.4	0.8	V	
Input high voltage		V_{IH}	2.0	5.5	V	$V_{DD} = 3.3\text{ V}$
			2.1	5.5	V	$V_{DD} = 3.6\text{ V}$
Output low voltage		V_{OL}		0.45	V	$I_{OL} = 7\text{ mA}$ ¹⁾ $I_{OL} = 2\text{ mA}$ ²⁾
Output high voltage		V_{OH}	2.4		V	$I_{OH} = -1.0\text{ mA}$
Power supply current	operational (average)	$I_{CC} (AV)$		50	mA	$V_{DD} = 3.3\text{ V}$, $T_A = 25\text{ °C}$, CLK = 33 MHz, XTAL = 20 MHz, inputs at V_{SS}/V_{DD} , no output loads
	power down (no clocks)	$I_{CC} (PD)$		0.01	mA	$V_{DD} = 3.3\text{ V}$, $T_A = 25\text{ °C}$
Power dissipation		P		150	mW	$V_{DD} = 3.3\text{ V}$, $T_A = 25\text{ °C}$, CLK = 33 MHz, XTAL = 20 MHz, inputs at V_{SS}/V_{DD} , no output loads
Input leakage current		I_{LI}		1	μA	$V_{DD} = 3.3\text{ V}$, GND = 0 V; inputs at V_{SS}/V_{DD} , no output loads
Output leakage current		I_{LO}		1	μA	$V_{DD} = 3.3\text{ V}$, GND = 0 V; $V_{OUT} = 0\text{ V}$, $V_{DDP} + 0.4$

¹⁾ Apply to the next pins: TxDA, TxDB.

²⁾ Apply to all the I/O and O pins that do not appear in the list in note ¹⁾, except XTAL2.

The listed characteristics are ensured over the operating range of the integrated circuit. Typical characteristics specify mean values expected over the production spread. If not otherwise specified, typical characteristics apply at $T_A = 25\text{ °C}$ and the given supply voltage.

7.4 AC Characteristics

Interface Pins

$T_A = 0$ to $+70\text{ }^{\circ}\text{C}$; $V_{DD3} = 3.3\text{ V} \pm 0.3\text{ V}$

Inputs are driven to 2.4 V for a logical “1” and to 0.4 V for a logical “0”. Timing measurements are made at 2.0 V for a logical “1” and at 0.8 V for a logical “0”.

The AC testing input/output waveforms are shown below.




Figure 60 Input/Output Waveform for AC Tests

7.5 Capacitances

Interface Pins

Table 18 Capacitances

$T_A = 25\text{ }^{\circ}\text{C}$; $V_{DD3} = 3.3\text{ V} \pm 0.3\text{ V}$, $V_{SS} = 0\text{ V}$

Parameter	Symbol	Limit Values		Unit	Test Condition
		min.	max.		
Input capacitance	C_{IN}		5	pF	
Output capacitance	C_{OUT}		10	pF	
I/O-capacitance	C_{IO}		15	pF	

7.6 Thermal Package Characteristics

Table 19 Thermal Package Characteristics P-TQFP-100-3

Parameter		Symbol	Value	Unit
Thermal Package Resistance Junction to Ambient				
Airflow:	Ambient Temperature:			
without airflow	$T_A = -40^{\circ}\text{C}$	$\theta_{JA(0,-40)}$	45.7	K/W
without airflow	$T_A = +25^{\circ}\text{C}$	$\theta_{JA(0,25)}$	41.5	K/W
airflow 1 m/s (~200 lfm)	$T_A = +25^{\circ}\text{C}$	$\theta_{JA(1,25)}$	39.6	K/W
airflow 2 m/s (~400 lfm)	$T_A = +25^{\circ}\text{C}$	$\theta_{JA(2,25)}$	38.8	K/W
airflow 3 m/s (~600 lfm)	$T_A = +25^{\circ}\text{C}$	$\theta_{JA(3,25)}$	38.4	K/W

Table 20 Thermal Package Characteristics P-LFBGA-80-2

Parameter		Symbol	Value	Unit
Thermal Package Resistance Junction to Ambient				
Airflow:	Ambient Temperature:			
without airflow	$T_A = -40^{\circ}\text{C}$	$\theta_{JA(0,-40)}$	56.1	K/W
without airflow	$T_A = +25^{\circ}\text{C}$	$\theta_{JA(0,25)}$	50.6	K/W
airflow 1 m/s (~200 lfm)	$T_A = +25^{\circ}\text{C}$	$\theta_{JA(1,25)}$	48.2	K/W
airflow 2 m/s (~400 lfm)	$T_A = +25^{\circ}\text{C}$	$\theta_{JA(2,25)}$	47.2	K/W
airflow 3 m/s (~600 lfm)	$T_A = +25^{\circ}\text{C}$	$\theta_{JA(3,25)}$	46.6	K/W

7.7 Timing Diagrams

7.7.1 Microprocessor Interface Timing

7.7.1.1 Microprocessor Interface Clock Timing




Figure 61 Microprocessor Interface Clock Timing

Table 21 Microprocessor Interface Clock Timing

No.	Parameter	Limit Values		Unit
		min.	max.	
1	CLK clock period	30	∞ ¹⁾	ns
	CLK frequency	0	33	MHz
2	CLK high time	11	∞	ns
3	CLK low time	11	∞	ns

¹⁾ A clock supply is needed for read access to the on-chip interrupt status registers (ISR, DISR) and for general purpose port (GPP) operation.

7.7.1.2 Infineon/Intel Bus Interface Timing




Figure 62 Infineon/Intel Read Cycle Timing




Figure 63 Infineon/Intel Write Cycle Timing

Electrical Characteristics




Figure 64 Infineon/Intel DMA Read Cycle Timing




Figure 65 Infineon/Intel DMA Write Cycle Timing




Figure 66 Infineon/Intel Multiplexed Address Timing

Table 22 Infineon/Intel Bus Interface Timing

No.	Parameter	Limit Values		Unit
		min.	max.	
4	active address to active $\overline{\text{RD}}/\overline{\text{WR}}$ setup time	8		ns
5	inactive $\overline{\text{RD}}/\overline{\text{WR}}$ to inactive address hold time	0		ns
6	active $\overline{\text{CS}}$ to active $\overline{\text{RD}}/\overline{\text{WR}}$ setup time	2		ns
7	inactive $\overline{\text{RD}}/\overline{\text{WR}}$ to inactive $\overline{\text{CS}}$ hold time	0		ns
8	$\overline{\text{RD}}$ active pulse width	30 ¹⁾		ns
9	$\overline{\text{WR}}$ active pulse width	30		ns
10	active $\overline{\text{RD}}$ to valid data delay		20	ns
11	inactive $\overline{\text{RD}}$ to invalid data hold time	5		ns
11a	inactive $\overline{\text{RD}}$ to data high impedance delay		25	ns
12	valid data to inactive $\overline{\text{WR}}$ setup time	6		ns
13	inactive $\overline{\text{WR}}$ to invalid data hold time	5		ns
14	active $\overline{\text{RD}}/\overline{\text{WR}}$ to active $\overline{\text{READY}}$ delay		20	ns
14a	active $\overline{\text{CS}}$ to driven $\overline{\text{READY}}$ delay		20	ns
15	inactive $\overline{\text{RD}}/\overline{\text{WR}}$ to inactive $\overline{\text{READY}}$ delay		15	ns
15a	inactive $\overline{\text{CS}}$ to $\overline{\text{READY}}$ high impedance delay		15	ns
16	inactive $\overline{\text{RD}}$ to inactive $\text{INT}/\overline{\text{INT}}$ delay		1	T_{CLK} ²⁾
17	$\overline{\text{RD}}/\overline{\text{WR}}$ inactive pulse width	30		ns
18	active $\overline{\text{RD}}$ to inactive DRR delay	22		ns
19	active $\overline{\text{WR}}$ to inactive DRT delay	22		ns
20	active address to inactive ALE setup time	5		ns
21	inactive ALE to inactive address hold time	5		ns
22	ALE pulse width	30		ns
23	inactive ALE to active $\overline{\text{RD}}/\overline{\text{WR}}$ setup time	0		ns

¹⁾ At least one rising CLK edge must appear during read pulse active for interrupt status register (ISR, DISR) read.

²⁾ T_{CLK} is the system clock (CLK) period.

7.7.1.3 Motorola Bus Interface Timing




Figure 67 Motorola Read Cycle Timing




Figure 68 Motorola Write Cycle Timing

Electrical Characteristics




Figure 69 Motorola DMA Read Cycle Timing




Figure 70 Motorola DMA Write Cycle Timing

Table 23 Motorola Bus Interface Timing

No.	Parameter	Limit Values		Unit
		min.	max.	
40	active address to active $\overline{DS}$ setup time	0		ns
41	inactive $\overline{DS}$ to inactive address hold time	0		ns
42	active $\overline{CS}$ to active $\overline{DS}$ setup time	0		ns
43	inactive $\overline{DS}$ to inactive $\overline{CS}$ hold time	0		ns
44	active $\overline{R/W}$ to active $\overline{DS}$ setup time	0		ns
45	inactive $\overline{DS}$ to inactive $\overline{R/W}$ hold time	0		ns
46	$\overline{DS}$ active pulse width (read access)	30 ¹⁾		ns

Electrical Characteristics

Table 23 **Motorola Bus Interface Timing** (cont'd)

No.	Parameter	Limit Values		Unit
		min.	max.	
47	$\overline{DS}$ active pulse width (write access)	30		ns
48	active $\overline{DS}$ (read) to valid data delay		20	ns
49	inactive $\overline{DS}$ (read) to invalid data hold time	5		ns
49a	inactive $\overline{DS}$ (read) to data high impedance delay		20	ns
50	valid data to inactive $\overline{DS}$ (write) setup time	10		ns
51	inactive $\overline{DS}$ (write) to invalid data hold time	10		ns
52	active $\overline{DS}$ to active $\overline{DTACK}$ delay		20	ns
52a	active $\overline{CS}$ to driving $\overline{DTACK}$ delay		20	ns
53	inactive $\overline{DS}$ to inactive $\overline{DTACK}$ delay		15	ns
53a	inactive $\overline{CS}$ to $\overline{DTACK}$ high impedance delay		15	ns
54	inactive $\overline{DS}$ (read) to inactive $\overline{INT}/\overline{INT}$ delay		1	T_{CLK}
55	$\overline{DS}$ inactive pulse width	30		ns
56	active $\overline{DS}$ (read) to inactive DRR delay	22		ns
57	active $\overline{DS}$ (write) to inactive DRT delay	22		ns

¹⁾ At least one rising CLK edge must appear during read data strobe active for interrupt status register (ISR, DISR) read.

7.7.2 PCM Serial Interface Timing

7.7.2.1 Clock Input Timing




Figure 71 Clock Input Timing

Table 24 Clock Input Timing

No.	Parameter	Limit Values		Unit
		min.	max.	
81	RxCLK clock period	80	∞	ns
82	RxCLK high time	32	∞	ns
83	RxCLK low time	32	∞	ns
84	TxCLK clock period	80	∞	ns
85	TxCLK high time	32	∞	ns
86	TxCLK low time	32	∞	ns
87	XTAL1 clock period (internal oscillator used)	25	100	ns
	XTAL1 clock period (TTL clock signal supplied)	25	∞	ns
88	XTAL1 high time (internal oscillator used)	12	46	ns
	XTAL1 high time (TTL clock signal supplied)	12	∞	ns
89	XTAL1 low time (internal oscillator used)	12	46	ns
	XTAL1 low time (TTL clock signal supplied)	12	∞	ns

7.7.2.2 Receive Cycle Timing




Figure 72 Receive Cycle Timing

Table 25 Receive Cycle Timing

No.	Parameter		Limit Values		Unit
			min.	max.	
Receive data rates	externally clocked (HDLC)		0	12.5	Mbit/s
	internally clocked (DPLL modes)		0	2	Mbit/s
	internally clocked (non DPLL modes)		0	12.5	Mbit/s
90	Clock period	externally clocked	80	∞	ns
		internally clocked (DPLL modes)	480	∞	ns
		internally clocked (non DPLL modes)	80	∞	ns
91	RxD to RxCLK setup time		5		ns
92	RxD to RxCLK hold time		5		ns

Table 25 Receive Cycle Timing (cont'd)

No.	Parameter	Limit Values		Unit
		min.	max.	
93	CD to RxCLK rising edge setup time	5		ns
94	CD to RxCLK falling edge hold time	5		ns

7.7.2.3 Transmit Cycle Timing




Figure 73 Transmit Cycle Timing

Electrical Characteristics

Table 26 Transmit Cycle Timing

No.	Parameter		Limit Values		Unit
			min.	max.	
Transmit data rates		externally clocked	0	12.5	Mbit/s
		internally clocked (DPLL modes)	0	2	Mbit/s
		internally clocked (non DPLL modes)	0	12.5	Mbit/s
100	Clock period	externally clocked	80	∞	ns
		internally clocked (DPLL modes)	480	∞	ns
		internally clocked (non DPLL modes)	80	∞	ns
101	TxD to TxCLK delay (NRZ, NRZI encoding)			25	ns
102	TxD to TxCLK delay (FM0, FM1, Manchester encoding)			25	ns
103	TxD to TxCLK(out) delay (output function enabled)		10	25	ns
104	CxD to TxCLK setup time		5		ns
	$\overline{\text{CTS}}$ to TxCLK setup time		5		ns
105	CxD to TxCLK hold time		5		ns
	$\overline{\text{CTS}}$ to TxCLK hold time		5		ns
106	$\overline{\text{RTS}}$ to TxCLK delay (not bus configuration mode)			20	ns
	$\overline{\text{RTS}}$ to TxCLK delay (bus configuration mode)			20	ns

7.7.2.4 Clock Mode 1 Strobe Timing




Figure 74 Clock Mode 1 Strobe Timing

Table 27 Clock Mode 1 Strobe Timing

No.	Parameter	Limit Values		Unit
		min.	max.	
110	Receive strobe to RxCLK setup	5		ns
111	Receive strobe to RxCLK hold	5		ns
112	Transmit strobe to RxCLK setup	5		ns
113	Transmit strobe to RxCLK hold	5		ns
114	TxD to RxCLK delay	10	25	ns
115	TxD to RxCLK high impedance delay	10	25	ns

7.7.2.5 Clock Mode 4 Gating Timing




Figure 75 Clock Mode 4 Receive Gating Timing




Figure 76 Clock Mode 4 Transmit Gating Timing

Table 28 Clock Mode 4 Gating Timing

No.	Parameter	Limit Values		Unit
		min.	max.	
140	$\overline{RCG}$ setup time	5		ns
141	$\overline{RCG}$ hold time	5		ns
142	RxD setup time	5		ns
143	RxD hold time	5		ns
145	$\overline{TCG}$ setup time	0		ns
146	$\overline{TCG}$ hold time	6		ns
147	TxCLK to TxD delay ¹⁾	10	25	ns

¹⁾ Note that the TxD output is delayed for one additional clock with respect to the gating signal $\overline{TCG}$!

7.7.2.6 Clock Mode 5 Frame Synchronisation Timing




Figure 77 Clock Mode 5 Frame Synchronisation Timing

Table 29 Clock Mode 5 Frame Synchronisation Timing

No.	Parameter	Limit Values		Unit
		min.	max.	
130	Sync pulse to RxCLK setup time	10		ns
131	Sync pulse to RxCLK hold time	0		ns
132	TxCLKout to RxCLK delay (time slot monitor)	10	27	ns

7.7.3 Reset Timing




Figure 78 Reset Timing

Table 30 Reset Timing

No.	Parameter	Limit Values		Unit
		min.	max.	
150	$\overline{\text{RESET}}$ pulse width	500		ns
151	Number of CLK cycles after $\overline{\text{RESET}}$ inactive	2		CLK cycles

Note: $\overline{\text{RESET}}$ may be asserted and deasserted asynchronous to CLK at any time.

7.7.4 JTAG-Boundary Scan Timing




Figure 79 JTAG-Boundary Scan Timing

Table 31 JTAG-Boundary Scan Timing

No.	Parameter	Limit Values		Unit
		min.	max.	
160	TCK period	166	∞	ns
161	TCK high time	80		ns
162	TCK low time	80		ns
163	TMS setup time	30		ns
164	TMS hold time	10		ns
165	TDI setup time	30		ns
166	TDI hold time	20		ns
167	TDO valid delay		60	ns

8 Test Modes

8.1 JTAG Boundary Scan Interface

In the SEROCCO-H a Test Access Port (TAP) controller is implemented. The essential part of the TAP is a finite state machine (16 states) controlling the different operational modes of the boundary scan. Both, TAP controller and boundary scan, meet the requirements given by the JTAG standard: IEEE 1149.1. [Figure 80](#) gives an overview about the TAP controller.




Figure 80 Block Diagram of Test Access Port and Boundary Scan Unit

If no boundary scan operation is planned $\overline{\text{TRST}}$ has to be connected with V_{SS} . TMS, TCK and TDI do not need to be connected since pull-up transistors ensure high input levels in this case. Nevertheless it would be a good practice to put these unused inputs to defined levels, using pull-up resistors.

Test handling (boundary scan operation) is performed via the pins TCK (Test Clock), TMS (Test Mode Select), TDI (Test Data Input) and TDO (Test Data Output) when the TAP controller is not in its reset state, i.e. $\overline{\text{TRST}}$ is connected to V_{DD} or it remains unconnected due to its internal pull-up. Test data at TDI are loaded with a 4-MHz clock

signal connected to TCK. '1' or '0' on TMS causes a transition from one controller state to another; constant '1' on TMS leads to normal operation of the chip.

Table 32 Boundary Scan Sequence of SEROCCO-H

Seq. No.	Pin	I/O	Number of Boundary Scan Cells	Constant Value In, Out, Enable
<i>TDI -></i>				
1	$\overline{\text{CTSB}}$	I	1	0
2	$\overline{\text{CTSA}}$	I	1	0
3	CDA	I	1	1
4	RxDA	I	1	0
5	RxCLKA	I	1	0
6	TxDA		2	00
7	TxCLKA		3	000
8	$\overline{\text{RTSA}}$	O	1	0
9	$\overline{\text{RESET}}$	I	1	0
10	$\overline{\text{INT}}$	O	2	01
11	GP10	I/O	3	011
12	GP9	I/O	3	111
13	GP8	I/O	3	000
14	internal	I/O	3	010
15	GP6	I/O	3	000
16	internal	I/O	3	001
17	internal	I/O	3	100
18	internal	I/O	3	000
19	A7	I/O	3	000
20	A6	I/O	3	000
21	A5	I/O	3	000
22	A4	I/O	3	000
23	A3	I/O	3	000
24	A2	I/O	3	000
25	A1	I/O	3	000
26	A0	I/O	3	000

Table 32 **Boundary Scan Sequence of SEROCCO-H**

Seq. No.	Pin	I/O	Number of Boundary Scan Cells	Constant Value In, Out, Enable
27	BM/ALE	I	1	0
28	$\overline{CS}$	I	1	0
29	$\overline{BHE}$	I/O	3	000
30	$\overline{W/R}$	I/O	3	000
31	internal	O	2	00
32	internal	O	2	00
33	internal	O	2	00
34	internal	O	2	00
35	internal	O	2	00
36	internal	O	2	00
37	internal	O	2	00
38	internal	O	2	00
39	$\overline{RD}$	I/O	3	000
40	$\overline{WR}$	I/O	3	000
41	$\overline{READY}$	I/O	3	000
42	CLK	I	1	0
43	D0	I/O	2	00
44	D1	I/O	2	00
45	D2	I/O	2	00
46	D3	I/O	2	00
47	D4	I/O	2	00
48	D5	I/O	2	00
49	D6	I/O	2	00
50	D7	I/O	3	000
51	D8	I/O	2	00
52	D9	I/O	2	00
53	D10	I/O	2	00
54	D11	I/O	2	00
55	D12	I/O	2	00
56	D13	I/O	2	00

Table 32 **Boundary Scan Sequence of SEROCCO-H**

Seq. No.	Pin	I/O	Number of Boundary Scan Cells	Constant Value In, Out, Enable
57	D14	I/O	2	00
58	D15	I/O	3	000
59	DRTA	I/O	3	000
60	$\overline{\text{DACKA}}$	I	1	0
61	DRRA	I/O	3	000
62	DRRB	I/O	3	000
63	DRTB	I/O	3	000
64	$\overline{\text{DACKB}}$	I/O	3	000
65	$\overline{\text{RTSB}}$	O	1	0
66	RxDB	I	1	0
67	RxCLKB	I	1	0
68	TxDB	O	2	00
69	TxCLKB	I/O	3	000
70	CDB	I	1	0
71	$\overline{\text{ADS}}$	O	2	00

→ TDO

An input pin (I) uses one boundary scan cell (data in), an output pin (O) uses two cells (data out, enable) and an I/O-pin (I/O) uses three cells (data in, data out, enable). Note that some functional output and input pins of SEROCCO-H are tested as I/O pins in boundary scan, hence using three cells. The boundary scan unit of SEROCCO-H contains a total of $n = 158$ scan cells.

The right column of **Table 32** gives the initialization values of the cells.

The desired test mode is selected by serially loading a 3-bit instruction code into the instruction register via TDI (LSB first); see **Table 33**.

Table 33 **Boundary Scan Test Modes**

Instruction (Bit 2 ... 0)	Test Mode
000	EXTEST (external testing)
001	INTEST (internal testing)
010	SAMPLE/PRELOAD (snap-shot testing)
011	IDCODE (reading ID code)
111	BYPASS (bypass operation)
others	handled like BYPASS

EXTEST is used to examine the interconnection of the devices on the board. In this test mode at first all input pins **capture** the current level on the corresponding external interconnection line, whereas all output pins are held at constant values ('0' or '1', according to [Table 32](#)). Then the contents of the boundary scan is **shifted** to TDO. At the same time the next scan vector is loaded from TDI. Subsequently all output pins are **updated** according to the new boundary scan contents and all input pins again capture the current external level afterwards, and so on.

INTEST supports internal testing of the chip, i.e. the output pins **capture** the current level on the corresponding internal line whereas all input pins are held on constant values ('0' or '1', according to [Table 32](#)). The resulting boundary scan vector is **shifted** to TDO. The next test vector is serially loaded via TDI. Then all input pins are **updated** for the following test cycle.

Note: In capture IR-state the code '001' is automatically loaded into the instruction register, i.e. if INTEST is wanted the shift IR-state does not need to be passed.

SAMPLE/PRELOAD is a test mode which provides a snap-shot of pin levels during normal operation.

IDCODE: A 32-bit identification register is serially read out via TDO. It contains the version number (4 bits), the device code (16 bits) and the manufacturer code (11 bits). The LSB is fixed to '1'.

TDI ->	0010	0000 0000 0101 1111	0000 1000 001	1	-> TDO
--------	------	---------------------	---------------	---	--------


Note: Since in test logic reset state the code '011' is automatically loaded into the instruction register, the ID code can easily be read out in shift DR state which is reached by TMS = 0, 1, 0, 0.

BYPASS: A bit entering TDI is shifted to TDO after one TCK clock cycle.

9 Package Outlines

P-LFBGA-80-2

(Low-Profile Fine-Pitch Ball Grid



GPA09236




Sorts of Packing

Package outlines for tubes, trays etc. are contained in our Data Book "Package Information".

Dimensions in mm

P-TQFP-100-3

(Plastic Thin Quad Flat Package)



Index Marking

- 1) Does not include plastic or metal protrusion of 0.25 max. per side
- 2) Does not include dambar protrusion of 0.08 max. per side at max. material condition

GPP09189

Sorts of Packing

Package outlines for tubes, trays etc. are contained in our Data Book "Package Information".

Dimensions in mm