



Integrated Device Technology, Inc.

FAST CMOS OCTAL TRANSCIVER/ REGISTERS (3-STATE)

IDT54/74FCT646T/AT/CT/DT - 2646T/AT/CT
IDT54/74FCT648T/AT/CT
IDT54/74FCT652T/AT/CT/DT - 2652T/AT/CT

FEATURES:

• Common features:

- Low input and output leakage $\leq 1\mu\text{A}$ (max.)
- Extended commercial range of -40°C to $+85^\circ\text{C}$
- CMOS power levels
- True TTL input and output compatibility
 - $V_{OH} = 3.3\text{V}$ (typ.)
 - $V_{OL} = 0.3\text{V}$ (typ.)
- Meets or exceeds JEDEC standard 18 specifications
- Product available in Radiation Tolerant and Radiation Enhanced versions
- Military product compliant to MIL-STD-883, Class B and DESC listed (dual marked)
- Available in DIP, SOIC, SSOP, QSOP, TSSOP, CERPACK and LCC packages

• Features for FCT646T/648T/652T:

- Std., A, C and D speed grades
- High drive outputs (-15mA IOH, 64mA IOL)
- Power off disable outputs permit "live insertion"

• Features for FCT2646T/2652T:

- Std., A, and C speed grades
- Resistor outputs (-15mA IOH, 12mA IOL Com.)
(-12mA IOH, 12mA IOL Mil.)
- Reduced system switching noise

DESCRIPTION:

The FCT646T/FCT2646T/FCT648T/FCT652T/2652T consist of a bus transceiver with 3-state D-type flip-flops and control circuitry arranged for multiplexed transmission of data directly from the data bus or from the internal storage registers.


The FCT652T/FCT2652T utilize GAB and $\overline{\text{GAB}}$ signals to control the transceiver functions. The FCT646T/FCT2646T/FCT648T utilize the enable control ($\overline{\text{G}}$) and direction (DIR) pins to control the transceiver functions.

SAB and SBA control pins are provided to select either real-time or stored data transfer. The circuitry used for select control will eliminate the typical decoding glitch that occurs in a multiplexer during the transition between stored and real-time data. A LOW input level selects real-time data and a HIGH selects stored data.

Data on the A or B data bus, or both, can be stored in the internal D flip-flops by LOW-to-HIGH transitions at the appropriate clock pins (CPAB or CPBA), regardless of the select or enable control pins.

The FCT26xxT have balanced drive outputs with current limiting resistors. This offers low ground bounce, minimal undershoot and controlled output fall times-reducing the need for external series terminating resistors. FCT2xxxT parts are plug-in replacements for FCTxxxT parts.

FUNCTIONAL BLOCK DIAGRAM




The IDT logo is a registered trademark of Integrated Device Technology, Inc.


MILITARY AND COMMERCIAL TEMPERATURE RANGES

SEPTEMBER 1996

PIN CONFIGURATIONS




FCT646/FCT2646T
FCT648




2634 drw 03

LCC
TOP VIEW



FCT652/FCT2652T



2634 drw 05

LCC
TOP VIEW

PIN DESCRIPTION

Pin Names	Description
A1 - A8	Data Register A Inputs Data Register B Outputs
B1 - B8	Data Register B Inputs Data Register A Outputs
CPAB, CPBA	Clock Pulse Inputs
SAB, SBA	Output Data Source Select Inputs
DIR, G	Output Enable Inputs (646/648)
GAB, GBA	Output Enable Inputs (652)

2634 tbl 01

FUNCTION TABLE (646/648)

Inputs						Data I/O ⁽¹⁾		Operation or Function	
$\overline{G}$	DIR	CPAB	CPBA	SAB	SBA	A ₁ - A ₈	B ₁ - B ₈	FCT646T/FCT2646T	FCT648T
H	X	H or L	H or L	X	X	Input	Input	Isolation	Isolation
H	X	↑	↑	X	X			Store A and B Data	Store A and B Data
L	L	X	X	X	L	Output	Input	Real-Time B Data to A Bus	Real-Time $\overline{B}$ Data to A Bus
L	L	X	H or L	X	H			Stored B Data to A Bus	Stored $\overline{B}$ Data to A Bus
L	H	X	X	L	X	Input	Output	Real-Time A Data to B Bus	Real-Time $\overline{A}$ Data to B Bus
L	H	H or L	X	H	X			Stored A Data to B Bus	Stored $\overline{A}$ Data to B Bus

2634 tbl 02


FUNCTION TABLE (652)

Inputs						Data I/O		Operation or Function	
GAB	$\overline{GBA}$	CPAB	CPBA	SAB	SBA	A ₁ - A ₈	B ₁ - B ₈	FCT652T/FCT2652T	
L	H	H or L	H or L	X	X	Input	Input	Isolation	
L	H	↑	↑	X	X			Store A and B Data	
X	H	↑	H or L	X	X	Input	Unspecified ⁽¹⁾	Store A, Hold B	
H	H	↑	↑	X ⁽²⁾	X	Input	Output	Store A in Both Registers	
L	X	H or L	↑	X	X	Unspecified ⁽¹⁾	Input	Hold A, Store B	
L	L	↑	↑	X	X ⁽²⁾	Output	Input	Store B in Both Registers	
L	L	X	X	X	L	Output	Input	Real-Time B Data to A Bus	
L	L	X	H or L	X	H			Stored B Data to A Bus	
H	H	X	X	L	X	Input	Output	Real-Time A Data to B Bus	
H	H	H or L	X	H	X			Stored A Data to B Bus	
H	L	H or L	H or L	H	H	Output	Output	Stored A Data to B Bus and Stored B Data to A Bus	

NOTES:

- The data output functions may be enabled or disabled by various signals at the GAB or GBA inputs. Data input functions are always enabled, i.e. data at the bus pins will be stored on every LOW-to-HIGH transition on the clock inputs.
- Select control = L: clocks can occur simultaneously.
Select control = H: clocks must be staggered in order to load both registers.
H = HIGH, L = LOW, X = Don't Care, ↑ = LOW-to-HIGH transition.
- $\overline{A}$ in B Register.
- $\overline{B}$ in A Register.


2634 tbl 03



652/2652	GAB	$\overline{\text{GBA}}$	CPAB	CPBA	SAB	SBA
	L	L	X	X	X	L
646/2646/648	DIR	$\overline{\text{G}}$	CPAB	CPBA	SAB	SBA
	L	L	X	X	X	L

REAL-TIME TRANSFER
BUS B TO A


2634 drw 06



652/2652	GAB	$\overline{\text{GBA}}$	CPAB	CPBA	SAB	SBA
	H	H	X	X	L	X
646/2646/648	DIR	$\overline{\text{G}}$	CPAB	CPBA	SAB	SBA
	H	L	X	X	L	X

REAL-TIME TRANSFER
BUS A TO B


2634 drw 07



652/2652	GAB	$\overline{\text{GBA}}$	CPAB	CPBA	SAB	SBA
	X	H	↑	X	X	X
	L	X	X	↑	X	X
	L	H	↑	↑	X	X
646/2646/648	DIR	$\overline{\text{G}}$	CPAB	CPBA	SAB	SBA
	H	L	↑	X	X	X
	L	L	X	↑	X	X
	X	H	↑	↑	X	X

STORAGE FROM
A AND/OR B

2634 drw 08



652/2652	GAB	$\overline{\text{GBA}}$	CPAB	CPBA	SAB	SBA
	H	L	H or	H or	H	H
646/2646/648 ⁽¹⁾	DIR	$\overline{\text{G}}$	CPAB	CPBA	SAB	SBA
	L	L	X	H or	X	H
	H	L	H or	X	H	X

TRANSFER STORES
DATA TO A AND/OR B

2634 drw 09

NOTE:
1. 646/2646/648 cannot transfer data to A bus and B bus simultaneously.

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Symbol	Description	Max.	Unit
V _{TERM} ⁽²⁾	Terminal Voltage with Respect to GND	−0.5 to +7.0	V
V _{TERM} ⁽³⁾	Terminal Voltage with Respect to GND	−0.5 to V _{CC} +0.5	V
T _{STG}	Storage Temperature	−65 to +150	°C
I _{OUT}	DC Output Current	−60 to +120	mA

NOTES:

2634 Ink 04

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability. No terminal voltage may exceed V_{CC} by +0.5V unless otherwise noted.
- Input and V_{CC} terminals only.
- Outputs and I/O terminals only.

CAPACITANCE (T_A = +25°C, f = 1.0MHz)

Symbol	Parameter ⁽¹⁾	Conditions	Typ.	Max.	Unit
C _{IN}	Input Capacitance	V _{IN} = 0V	6	10	pF
C _{OUT}	Output Capacitance	V _{OUT} = 0V	8	12	pF

NOTE:

2634 Ink 05

- This parameter is measured at characterization but not tested.

DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:

Commercial: T_A = −40°C to +85°C, V_{CC} = 5.0V ± 5%; Military: T_A = −55°C to +125°C, V_{CC} = 5.0V ± 10%

Symbol	Parameter	Test Conditions ⁽¹⁾	Min.	Typ. ⁽²⁾	Max.	Unit
V _{IH}	Input HIGH Level	Guaranteed Logic HIGH Level	2.0	—	—	V
V _{IL}	Input LOW Level	Guaranteed Logic LOW Level	—	—	0.8	V
I _{IH}	Input HIGH Current ⁽⁴⁾	V _{CC} = Max. V _I = 2.7V	—	—	±1	μA
I _{IL}	Input LOW Current ⁽⁴⁾		—	—	±1	
I _{OZH}	High Impedance Output Current (3-State Output pins) ⁽⁴⁾	V _{CC} = Max. V _O = 2.7V	—	—	±1	μA
I _{OZL}			—	—	±1	
I _I	Input HIGH Current ⁽⁴⁾	V _{CC} = Max., V _I = V _{CC} (Max.)	—	—	±1	μA
V _{IK}	Clamp Diode Voltage	V _{CC} = Min., I _{IN} = −18mA	—	−0.7	−1.2	V
V _H	Input Hysteresis	—	—	200	—	mV
I _{CC}	Quiescent Power Supply Current	V _{CC} = Max., V _{IN} = GND or V _{CC}	—	0.01	1	mA

2634 Ink 05

OUTPUT DRIVE CHARACTERISTICS FOR FCT646T/648T/652T

Symbol	Parameter	Test Conditions ⁽¹⁾	Min.	Typ. ⁽²⁾	Max.	Unit
V _{OH}	Output HIGH Voltage	V _{CC} = Min. V _{IN} = V _{IH} or V _{IL}	2.4	3.3	—	V
			2.0	3.0	—	V
V _{OL}	Output LOW Voltage	V _{CC} = Min. V _{IN} = V _{IH} or V _{IL}	—	0.3	0.55	V
I _{OS}	Short Circuit Current	V _{CC} = Max., V _O = GND ⁽³⁾	−60	−120	−225	mA
I _{OFF}	Input/Output Power Off Leakage ⁽⁵⁾	V _{CC} = 0V, V _{IN} or V _O ≤ 4.5V	—	—	±1	μA

2634 Ink 06

OUTPUT DRIVE CHARACTERISTICS FOR FCT2646T/2652T

Symbol	Parameter	Test Conditions ⁽¹⁾	Min.	Typ. ⁽²⁾	Max.	Unit
I _{ODL}	Output LOW Current	V _{CC} = 5V, V _{IN} = V _{IH} or V _{IL} , V _{OUT} = 1.5V ⁽³⁾	16	48	—	mA
I _{ODH}	Output HIGH Current	V _{CC} = 5V, V _{IN} = V _{IH} or V _{IL} , V _{OUT} = 1.5V ⁽³⁾	−16	−48	—	mA
V _{OH}	Output HIGH Voltage	V _{CC} = Min. V _{IN} = V _{IH} or V _{IL}	2.4	3.3	—	V
V _{OL}	Output LOW Voltage	V _{CC} = Min. V _{IN} = V _{IH} or V _{IL}	—	0.3	0.50	V

NOTES:

2634 Ink 07

- For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
- Typical values are at V_{CC} = 5.0V, +25°C ambient.
- Not more than one output should be shorted at one time. Duration of the short circuit test should not exceed one second.
- The test limit for this parameter is ±5μA at T_A = −55°C.
- This parameter is guaranteed but not tested.

POWER SUPPLY CHARACTERISTICS

Symbol	Parameter	Test Conditions ⁽¹⁾			Min.	Typ. ⁽²⁾	Max.	Unit
ΔI _{CC}	Quiescent Power Supply Current TTL Inputs HIGH	V _{CC} = Max. V _{IN} = 3.4V ⁽³⁾			—	0.5	2.0	mA
I _{CCD}	Dynamic Power Supply Current ⁽⁴⁾	V _{CC} = Max. Outputs Open GAB = $\overline{\text{GBA}}$ = GND or $\overline{\text{G}}$ = DIR = GND One Input Toggling 50% Duty Cycle	V _{IN} = V _{CC} V _{IN} = GND	FCTxxxT	—	0.15	0.25	mA/ MHz
				FCT2xxxT	—	0.06	0.12	
I _C	Total Power Supply Current ⁽⁶⁾	V _{CC} = Max. Outputs Open f _{CP} = 10MHz 50% Duty Cycle GAB = $\overline{\text{GBA}}$ = GND or $\overline{\text{G}}$ = DIR = GND One Bit Toggling at f _i = 5MHz 50% Duty Cycle	V _{IN} = V _{CC} V _{IN} = GND	FCTxxxT	—	1.5	3.5	mA
				FCT2xxxT	—	0.6	2.2	
		V _{CC} = Max. Outputs Open f _{CP} = 10MHz 50% Duty Cycle GAB = $\overline{\text{GBA}}$ = GND or $\overline{\text{G}}$ = DIR = GND One Bit Toggling at f _i = 5MHz 50% Duty Cycle	V _{IN} = 3.4 V _{IN} = GND	FCTxxxT	—	2.0	5.5	
				FCT2xxxT		1.1	4.2	
		V _{CC} = Max. Outputs Open f _{CP} = 10MHz 50% Duty Cycle GAB = $\overline{\text{GBA}}$ = GND or $\overline{\text{G}}$ = DIR = GND Eight Bits Toggling at f _i = 2.5MHz 50% Duty Cycle	V _{IN} = V _{CC} V _{IN} = GND	FCTxxxT	—	3.8	7.3 ⁽⁵⁾	
				FCT2xxxT	—	1.5	4.0 ⁽⁵⁾	
			V _{IN} = 3.4 V _{IN} = GND	FCTxxxT	—	6.0	16.3 ⁽⁵⁾	
				FCT2xxxT	—	3.8	13.0 ⁽⁵⁾	

NOTES:

2634 tbl 08

- For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
- Typical values are at V_{CC} = 5.0V, +25°C ambient.
- Per TTL driven input (V_{IN} = 3.4V). All other inputs at V_{CC} or GND.
- This parameter is not directly testable, but is derived for use in Total Power Supply Calculations.
- Values for these conditions are examples of the I_{CC} formula. These limits are guaranteed but not tested.
- I_C = I_{QUIESCENT} + I_{INPUTS} + I_{DYNAMIC}
I_C = I_{CC} + ΔI_{CC} D_{HT} + I_{CCD} (f_{CP}/2 + f_iN_i)
I_{CC} = Quiescent Current
ΔI_{CC} = Power Supply Current for a TTL High Input (V_{IN} = 3.4V)
D_H = Duty Cycle for TTL Inputs High
N_T = Number of TTL Inputs at D_H
I_{CCD} = Dynamic Current Caused by an Input Transition Pair (HLH or LHL)
f_{CP} = Clock Frequency for Register Devices (Zero for Non-Register Devices)
f_i = Input Frequency
N_i = Number of Inputs at f_i
All currents are in milliamps and all frequencies are in megahertz.

SWITCHING CHARACTERISTICS OVER OPERATING RANGE

Symbol	Parameter	Condition ⁽¹⁾	646/648/652T 2646/2652T				646/648/652AT 2646/2652AT				Unit
			Com'l.		Mil.		Com'l.		Mil.		
			Min. ⁽²⁾	Max.	Min. ⁽²⁾	Max.	Min. ⁽²⁾	Max.	Min. ⁽²⁾	Max.	
tPLH tPHL	Propagation Delay Bus to Bus	CL = 50pF RL = 500Ω	2.0	9.0	2.0	11.0	2.0	6.3	2.0	7.7	ns
tpZH tpZL	Output Enable Time, $\overline{G}$, DIR to Bus ⁽³⁾		2.0	14.0	2.0	15.0	2.0	9.8	2.0	10.5	ns
tpHZ tPLZ	Output Disable Time, $\overline{G}$, DIR to Bus ⁽³⁾		2.0	9.0	2.0	11.0	2.0	6.3	2.0	7.7	ns
tPLH tPHL	Propagation Delay Clock to Bus		2.0	9.0	2.0	10.0	2.0	6.3	2.0	7.0	ns
tPLH tPHL	Propagation Delay SBA or SAB to Bus		2.0	11.0	2.0	12.0	2.0	7.7	2.0	8.4	ns
tsu	Set-up Time HIGH or LOW Bus to Clock		4.0	—	4.5	—	2.0	—	2.0	—	ns
th	Hold Time HIGH or LOW Bus to Clock		2.0	—	2.0	—	1.5	—	1.5	—	ns
tw	Clock Pulse Width, HIGH or LOW		6.0	—	6.0	—	5.0	—	5.0	—	ns

2634 tbl 09

Symbol	Parameter	Condition ⁽¹⁾	646/648/652CT 2646/2652CT				646/652DT				Unit
			Com'l.		Mil.		Com'l.		Mil.		
			Min. ⁽²⁾	Max.	Min. ⁽²⁾	Max.	Min. ⁽²⁾	Max.	Min. ⁽²⁾	Max.	
tPLH tPHL	Propagation Delay Bus to Bus	CL = 50pF RL = 500Ω	1.5	5.4	1.5	6.0	1.5	4.4	—	—	ns
tpZH tpZL	Output Enable Time, $\overline{G}$, DIR to Bus ⁽³⁾		1.5	7.8	1.5	8.9	1.5	5.0	—	—	ns
tpHZ tPLZ	Output Disable Time, $\overline{G}$, DIR to Bus ⁽³⁾		1.5	6.3	1.5	7.7	1.5	4.3	—	—	ns
tPLH tPHL	Propagation Delay Clock to Bus		1.5	5.7	1.5	6.3	1.5	4.4	—	—	ns
tPLH tPHL	Propagation Delay SBA or SAB to Bus		1.5	6.2	1.5	7.0	1.5	5.0	—	—	ns
tsu	Set-up Time HIGH or LOW Bus to Clock		2.0	—	2.0	—	1.5	—	—	—	ns
th	Hold Time HIGH or LOW Bus to Clock		1.5	—	1.5	—	1.0	—	—	—	ns
tw	Clock Pulse Width, HIGH or LOW ⁽⁴⁾		5.0	—	5.0	—	3.0	—	—	—	ns


NOTES:

- See test circuit and waveforms.
- Minimum limits are guaranteed but not tested on Propagation Delays.
- GAB, $\overline{G}$ BA to Bus for 652.
- This parameter is guaranteed but not tested.

2634 tbl 10

TEST CIRCUITS AND WAVEFORMS

TEST CIRCUITS FOR ALL OUTPUTS




SWITCH POSITION


Test	Switch
Open Drain Disable Low Enable Low	Closed
All Other Tests	Open

DEFINITIONS: 2634 lmk 11
CL= Load capacitance: includes jig and probe capacitance.
RT= Termination resistance: should be equal to ZOUT of the Pulse Generator.


SET-UP, HOLD AND RELEASE TIMES




PULSE WIDTH



PROPAGATION DELAY



ENABLE AND DISABLE TIMES



- NOTES:
- Diagram shown for input Control Enable-LOW and input Control Disable-HIGH
 - Pulse Generator for All Pulses: Rate ≤ 1.0MHz; $t_r \leq 2.5ns$; $t_f \leq 2.5ns$

ORDERING INFORMATION

IDT	XX Temperature Range	FCT	X Family	XXXX Device Type	X Package	X Process/ Temperature Range		
							Blank	Commercial
							B	MIL-STD-883, Class B
							P	Plastic DIP (P24-1)
							D	CERDIP (D24-1)
							SO	Small Outline IC (SO24-2)
							L	Leadless Chip Carrier (L28-1)
							E	CERPACK (E24-1)
							PY	Shrink Small Outline Package (SO24-7)
							Q	Quarter-size Small Outline Package (SO24-8)
							PG	Thin Shrink Small Outline Package (SO24-9)
							646T	Non-inverting Octal Transceiver/Register
							648T	Inverting Octal Transceiver/Register
							652T	Inverting Octal Transceiver/Register
							646AT	Non-inverting Octal Transceiver/Register
							648AT	
							652AT	
							646CT	
							648CT	
							652CT	
							646DT	
							652DT	
							Blank	High Drive
							2	Balanced Drive
							54	−55°C to +125°C
							74	−40°C to +85°C

2634 drw 15