



# LPC3180

**16/32-bit ARM microcontroller; hardware floating-point coprocessor, USB On-The-Go, and SDRAM memory interface**

Rev. 02 — 15 February 2007

Preliminary data sheet

## 1. General description

---

The LPC3180 is an ARM9-based microcontroller for embedded applications requiring high performance combined with low power dissipation. It achieves these objectives through the combination of NXP's state-of-the-art 90 nanometer technology with an ARM926EJ-S CPU core with a Vector Floating Point (VFP) coprocessor and a large array of standard peripherals including USB On-The-Go.

The microcontroller can operate at over 200 MHz CPU frequency (about 220 MIPS per ARM Inc.). The ARM926EJ-S CPU incorporates a 5-stage pipeline and has a Harvard architecture with separate 32 kB instruction and data caches, a demand paged MMU, DSP instruction extensions with a single cycle MAC, and Jazelle Java bytecode execution hardware. A block diagram of the microcontroller is shown in [Figure 1](#).

Power optimization in this microcontroller is done through process and technology development (Intrinsic Power), and architectural means (Managed Power).

The LPC3180 also incorporates an SDRAM interface, NAND flash interfaces, USB 2.0 full-speed interface, seven UARTs, two I<sup>2</sup>C-bus interfaces, two SPI ports, a Secure Digital (SD) interface, and a 10-bit ADC in addition to many other features.

## 2. Features

---

### 2.1 Key features

- ARM926EJ-S processor with 32 kB instruction cache and 32 kB data cache, running at up to 208 MHz.
- 64 kB of SRAM.
- High-performance multi-layer AHB bus system provides a separate bus for CPU data and instruction fetch, two data buses for the DMA controller, and another for the USB controller.
- External memory interfaces: one supports DDR and SDR SDRAM, another supports single-level and multi-level NAND flash devices and can serve as an 8-bit parallel interface.
- General purpose DMA controller that can be used with the SD card and SPI interfaces, as well as for memory-to-memory transfers.
- USB 2.0 full-speed device, host (OHCI compliant), and OTG block. A dedicated PLL provides the 48 MHz USB clock.
- Multiple serial interfaces, including seven UARTs, two SPI controllers, and two single master I<sup>2</sup>C-bus interfaces.
- SD memory card interface.

- Up to 55 GPI, GPO, and GPIO pins. Includes 12 GPI pins, 24 GPO pins, and six GPIO pins.
- 10-bit ADC with input multiplexing from three pins.
- Real-Time Clock (RTC) with separate power supply and power domain, clocked by a dedicated 32 kHz oscillator. Includes a 128 byte scratch pad memory. The RTC may remain active when the rest of the chip is not powered.
- 32-bit general purpose high-speed timer with 16-bit pre-scaler with capture and compare capability.
- 32-bit millisecond timer driven from the RTC clock. Interrupts may be generated using two match registers.
- Watchdog timer.
- Two PWM blocks with an output rate up to 50 kHz.
- Keyboard scanner function provides automatic scanning of up to an 8 × 8 key matrix.
- Standard ARM test/debug interface for compatibility with existing tools.
- Emulation trace buffer with 2 k × 24-bit RAM allows trace via JTAG.
- On-chip crystal oscillator.
- Stop mode saves power, while allowing many peripheral functions to restart CPU activity.
- On-chip PLL allows CPU operation up to the maximum CPU rate without the need for a high frequency crystal.
- Boundary scan for simplified board testing.


### 3. Ordering information

Table 1. Ordering information

Type number	Package		
	Name	Description	Version
LPC3180FEL320 <sup>[1]</sup>	LFBGA320	plastic low profile fine-pitch ball grid array package; 320 balls; body 13 × 13 × 0.9 mm	SOT824-1


[1] F = -40 °C to +85 °C temperature range.

4. Block diagram



## 5. Pinning information

### 5.1 Pinning



**Table 2. Pin allocation table**

Pin	Symbol	Pin	Symbol	Pin	Symbol	Pin	Symbol
<b>Row A</b>							
1	U6_IRRX/ PIO_INP[21]	2	U5_RX/PIO_INP[20]	3	HIGHCORE	4	JTAG1_TDO
5	JTAG1_TMS	6	JTAG1_RTCK	7	U3_TX	8	VSS
9	VSS	10	VSS_IO1828_02	11	GPO_23/U2_HRTS	12	GPI_05
13	RTCX_OUT	14	RTCX_IN	15	VSS	16	VDD28
17	VDD28	18	i.c. <a href="#">[1]</a>	19	VDD28	20	VSS
21	VDD12	22	VDD_PLLHCLK_12	23	SYSX_IN	24	i.c. <a href="#">[1]</a>
<b>Row B</b>							
1	KEY_COL5	2	U7_HCTS/ PIO_INP[22]	3	U7_TX	4	VDD_IO1828_02
5	JTAG1_TCK	6	JTAG1_TDI	7	VDD_IO1828_01	8	U2_HCTS/ PIO_INP[16]
9	U1_RX/PIO_INP[15]	10	U1_TX	11	VSS	12	GPO_17
13	VSS_RTCCORE	14	VDD12	15	VSS	16	VSS
17	i.c. <a href="#">[1]</a>	18	i.c. <a href="#">[1]</a>	19	VDD12	20	VSS_PLLUSB
21	VSS_OSC	22	VDD_PLLUSB_12	23	SYSX_OUT	24	i.c. <a href="#">[1]</a>
<b>Row C</b>							
1	KEY_COL2	2	KEY_COL3	3	U7_RX/PIO_INP[23]	4	U5_TX
5	SYSCLKEN	6	U3_RX/PIO_INP[18]	7	U2_RX/PIO_INP[17]	8	VSS

Table 2. Pin allocation table ...continued

Pin	Symbol	Pin	Symbol	Pin	Symbol	Pin	Symbol
9	VSS	10	VDD_COREFXD12_01	11	VDD_RTCCORE12	12	VDD_RTC12
13	VSS_RTCOSC	14	VDD_RTCOSC12	15	i.c. <sup>[1]</sup>	16	VSS
17	VDD28	18	i.c. <sup>[1]</sup>	19	VSS	20	VSS_CORE_01
21	PLL397_LOOP	22	VDD_PLL397_12	23	VSS_PLL397	24	ADIN0
<b>Row D</b>							
1	KEY_ROW4	2	KEY_COL0	3	TEST	4	VSS_IO1828_01
5	U6_IRTX	6	VDD_CORE12_02	7	JTAG1_NTRST	8	VSS_CORE_02
9	U2_TX	10	GPI_11	11	VSS	12	ONSW
13	RESET_N	14	VDD28	15	VSS	16	VSS_CORE_03
17	VSS	18	VDD_COREFXD12_02	19	VSS_PLLHCLK	20	VDD_OSC12
21	i.c. <sup>[1]</sup>	22	VSS_AD	23	ADIN2	24	VDD_AD28
<b>Row E</b>							
1	KEY_ROW2	2	KEY_ROW5	3	VSS_IO28_01	4	KEY_COL4
21	VDD_AD28	22	ADIN1	23	RAM_D[30]/ PIO_SD[11]	24	RAM_D[31]/ PIO_SD[12]
<b>Row F</b>							
1	VSS_IO28_02	2	KEY_ROW1	3	KEY_ROW3	4	KEY_COL1
21	RAM_D[29]/ PIO_SD[10]	22	VDD_SDRAM18_02	23	VSS_SDRAM_01	24	RAM_D[28]/ PIO_SD[09]
<b>Row G</b>							
1	i.c. <sup>[1]</sup>	2	i.c. <sup>[1]</sup>	3	KEY_ROW0	4	VDD_IO28_02
21	VDD_SDRAM18_01	22	VSS_SDRAM_02	23	RAM_D[24]/ PIO_SD[05]	24	RAM_D[27]/ PIO_SD[08]
<b>Row H</b>							
1	GPI_00	2	i.c. <sup>[1]</sup>	3	PWM_OUT2	4	i.c. <sup>[1]</sup>
21	RAM_D[19]/ PIO_SD[00]	22	RAM_D[23]/ PIO_SD[04]	23	RAM_D[26]/ PIO_SD[07]	24	RAM_D[21]/ PIO_SD[02]
<b>Row J</b>							
1	GPI_07	2	PWM_OUT1	3	GPI_02	4	VSS_CORE_04
21	RAM_D[25]/ PIO_SD[06]	22	VDD_SDRAM18_03	23	VSS_SDRAM_03	24	RAM_D[20]/ PIO_SD[01]
<b>Row K</b>							
1	GPI_10/U4_RX	2	GPI_08/KEY_COL6/ SPI2_BUSY	3	GPI_01/SERVICE_N	4	GPI_04/SPI1_BUSY
21	VDD_CORE12_03	22	VDD_SDRAM18_04	23	RAM_D[22]/ PIO_SD[03]	24	RAM_D[18]/ DDR_NCLK
<b>Row L</b>							
1	GPO_03	2	GPI_09/KEY_COL7	3	VDD_CORE12_05	4	GPO_02
21	RAM_D[17]/ DDR_DQS1	22	RAM_D[13]	23	RAM_D[16]/ DDR_DQS0	24	RAM_D[15]

Table 2. Pin allocation table ...continued

Pin	Symbol	Pin	Symbol	Pin	Symbol	Pin	Symbol
<b>Row M</b>							
1	GPO_08	2	GPO_10	3	GPO_07	4	GPO_06
21	VSS_SDRAM_04	22	RAM_D[10]	23	RAM_D[14]	24	RAM_D[12]
<b>Row N</b>							
1	GPO_13	2	GPO_16	3	VSS_IO28_03	4	GPO_09
21	RAM_D[07]	22	VSS_SDRAM_05	23	RAM_D[11]	24	RAM_D[09]
<b>Row P</b>							
1	GPO_18	2	GPO_22/U7_HRTS	3	GPO_12	4	GPO_21/U4_TX
21	RAM_D[04]	22	VDD_SDRAM18_05	23	RAM_D[08]	24	RAM_D[06]
<b>Row R</b>							
1	GPIO_01	2	GPIO_05	3	VSS_CORE_05	4	GPO_15
21	VSS_CORE_06	22	VSS_SDRAM_06	23	RAM_D[05]	24	RAM_D[03]
<b>Row T</b>							
1	GPIO_03/ KEY_ROW7	2	GPIO_04	3	GPIO_00	4	SPI2_DATIN
21	RAM_CLKIN	22	RAM_D[01]	23	RAM_D[00]	24	RAM_D[02]
<b>Row U</b>							
1	i.c. <a href="#">[1]</a>	2	MS_DIO1	3	GPIO_02/ KEY_ROW6	4	VDD_IO28_01
21	RAM_RAS_N	22	VDD_SDRAM18_06	23	RAM_CLK	24	RAM_CKE
<b>Row V</b>							
1	SPI1_DATIN	2	SPI2_DATIO	3	SPI2_CLK	4	MS_DIO3
21	RAM_DQM[2]	22	RAM_WR_N	23	RAM_CAS_N	24	RAM_CS_N
<b>Row W</b>							
1	SPI1_DATIO	2	MS_DIO0	3	SPI1_CLK	4	VSS
21	RAM_A[14]	22	VSS_SDRAM_07	23	RAM_DQM[1]	24	RAM_DQM[3]
<b>Row Y</b>							
1	MS_BS	2	MS_DIO2	3	GPO_04	4	I2C1_SCL
21	VDD_SDRAM18_07	22	RAM_A[10]	23	RAM_A[12]	24	RAM_DQM[0]
<b>Row AA</b>							
1	MS_SCLK	2	VDD_CORE12_01	3	GPI_06/ HSTIM_CAP	4	VDD1828
5	VSS_CORE_07	6	VSS	7	USB_ATX_INT_N	8	USB_DAT_VP/ U5_RX
9	I2C2_SDA	10	VSS_CORE_08	11	GPI_03	12	VDD_CORE12_06
13	i.c. <a href="#">[1]</a>	14	i.c. <a href="#">[1]</a>	15	VDD_IO18_02	16	FLASH_ALE
17	FLASH_RD_N	18	VSS_SDRAM_10	19	VDD_IO18_01	20	VDD_SDRAM18_09
21	RAM_A[05]	22	VSS_SDRAM_08	23	RAM_A[09]	24	RAM_A[13]
<b>Row AB</b>							
1	GPO_11	2	VSS	3	TST_CLK2	4	VSS
5	VSS	6	VDD_CORE12_07	7	USB_SE0_VM/ U5_TX	8	VSS_IO18_04

Table 2. Pin allocation table ...continued

Pin	Symbol	Pin	Symbol	Pin	Symbol	Pin	Symbol
9	GPO_00/TST_CLK1	10	GPO_05	11	VDD_IO18_03	12	RESOUT_N
13	i.c. <sup>[1]</sup>	14	i.c. <sup>[1]</sup>	15	i.c. <sup>[1]</sup>	16	i.c. <sup>[1]</sup>
17	VSS_CORE_09	18	VDD_CORE12_08	19	FLASH_IO[04]	20	RAM_A[01]
21	VSS_SDRAM_09	22	RAM_A[07]	23	RAM_A[08]	24	RAM_A[11]

## Row AC

1	I2C1_SDA	2	VSS	3	VSS	4	VSS
5	VSS	6	VSS	7	VDD_IO18_04	8	USB_I2C_SCL
9	GPO_01	10	GPO_19	11	VSS	12	VSS_IO18_03
13	i.c. <sup>[1]</sup>	14	i.c. <sup>[1]</sup>	15	FLASH_CLE	16	VSS_IO18_01
17	FLASH_IO[06]	18	FLASH_RDY	19	FLASH_IO[02]	20	FLASH_IO[03]
21	FLASH_CE_N	22	RAM_A[04]	23	RAM_A[06]	24	VDD_SDRAM18_08

## Row AD

1	VSS	2	i.c. <sup>[1]</sup>	3	VSS	4	VDD1828
5	VSS	6	USB_OE_TP_N	7	USB_I2C_SDA	8	I2C2_SCL
9	GPO_14	10	GPO_20	11	VSS	12	i.c. <sup>[1]</sup>
13	i.c. <sup>[1]</sup>	14	i.c. <sup>[1]</sup>	15	VSS_IO18_02	16	i.c. <sup>[1]</sup>
17	FLASH_WR_N	18	FLASH_IO[07]	19	FLASH_IO[05]	20	FLASH_IO[01]
21	FLASH_IO[00]	22	RAM_A[00]	23	RAM_A[02]	24	RAM_A[03]

[1] These pins are connected internally and must be left unconnected in an application.

## 5.2 Pin description

**Table 3.** Pin description

Symbol	Pin	Type	Description
ADIN0	C24	I	input 0 to the ADC
ADIN1	E22	I	input 1 to the ADC
ADIN2	D23	I	input 2 to the ADC
FLASH_ALE	AA16	O	address latch enable for NAND flash
FLASH_CE_N	AC21	O	chip enable for NAND flash
FLASH_CLE	AC15	O	command latch enable for NAND flash
FLASH_IO[07:00]	AD18, AC17, AD19, AB19, AC20, AC19, AD20, AD21	I/O	NAND flash data bus
FLASH_RD_N	AA17	O	read strobe for NAND flash
FLASH_RDY	AC18	I	ready status from NAND flash
FLASH_WR_N	AD17	O	write strobe for NAND flash
GPI_00	H1	I	general purpose input 00
GPI_01/ SERVICE_N	K3	I	<b>GPI_01</b> — general purpose input 01
		I	<b>SERVICE_N</b> — boot select input
GPI_02	J3	I	general purpose input 02
GPI_03	AA11	I	general purpose input 03
GPI_04/ SPI1_BUSY	K4	I	<b>GPI_04</b> — general purpose input 04
		I	<b>SPI1_BUSY</b> — busy input for SPI1
GPI_05	A12	I	general purpose input 05
GPI_06/ HSTIM_CAP	AA3	I	<b>GPI_06</b> — general purpose input 06
		I	<b>HSTIM_CAP</b> — capture input trigger for the high-speed timer
GPI_07	J1	I	general purpose input 07
GPI_08/ KEY_COL6/ SPI2_BUSY	K2	I	<b>GPI_08</b> — general purpose input 08
		I	<b>KEY_COL6</b> — keyboard scan column input 6
		I	<b>SPI2_BUSY</b> — busy input for SPI2
GPI_09/ KEY_COL7	L2	I	<b>GPI_09</b> — general purpose input 09
		I	<b>KEY_COL7</b> — keyboard scan column input 7
GPI_10/ U4_RX	K1	I	<b>GPI_10</b> — general purpose input 10
		I	<b>U4_RX</b> — UART 4 receive data input
GPI_11	D10	I	general purpose input 11
GPIO_00	T3	I/O	general purpose input/output 00
GPIO_01	R1	I/O	general purpose input/output 01
GPIO_02/ KEY_ROW6	U3	I/O	<b>GPIO_02</b> — general purpose input/output 02
		O	<b>KEY_ROW6</b> — keyboard scan row output 6
GPIO_03/ KEY_ROW7	T1	I/O	<b>GPIO_03</b> — general purpose input/output 03
		O	<b>KEY_ROW7</b> — keyboard scan row output 7
GPIO_04	T2	I/O	general purpose input/output 04
GPIO_05	R2	I/O	general purpose input/output 05



Table 3. Pin description ...continued

Symbol	Pin	Type	Description
GPO_00/ TST_CLK1	AB9	O	<b>GPO_00</b> — general purpose output 00
		O	<b>TST_CLK1</b> — Clock test output 1, controlled by the TEST_CLK register
GPO_01	AC9	O	general purpose output 01
GPO_02	L4	O	general purpose output 02
GPO_03	L1	O	general purpose output 03
GPO_04	Y3	O	general purpose output 04
GPO_05	AB10	O	general purpose output 05
GPO_06	M4	O	general purpose output 06
GPO_07	M3	O	general purpose output 07
GPO_08	M1	O	general purpose output 08
GPO_09	N4	O	general purpose output 09
GPO_10	M2	O	general purpose output 10
GPO_11	AB1	O	general purpose output 11
GPO_12	P3	O	general purpose output 12
GPO_13	N1	O	general purpose output 13
GPO_14	AD9	O	general purpose output 14
GPO_15	R4	O	general purpose output 15
GPO_16	N2	O	general purpose output 16
GPO_17	B12	O	general purpose output 17
GPO_18	P1	O	general purpose output 18
GPO_19	AC10	O	general purpose output 19
GPO_20	AD10	O	general purpose output 20
GPO_21/ U4_TX	P4	O	<b>GPO_21</b> — general purpose output 21
		O	<b>U4_TX</b> — UART 4 transmit data output
GPO_22/ U7_HRTS	P2	O	<b>GPO_22</b> — general purpose output 22
		O	<b>U7_HRTS</b> — UART 7 hardware flow control (RTS) output
GPO_23/ U2_HRTS	A11	O	<b>GPO_23</b> — general purpose output 23
		O	<b>U2_HRTS</b> — UART 2 hardware flow control (RTS) output
HIGHCORE	A3	O	core voltage select output
I2C1_SCL	Y4	I/O	serial clock for I <sup>2</sup> C1
I2C1_SDA	AC1	I/O	serial data for I <sup>2</sup> C1
I2C2_SCL	AD8	I/O	serial clock for I <sup>2</sup> C2
I2C2_SDA	AA9	I/O	serial data for I <sup>2</sup> C2
JTAG1_NTRST	D7	I	JTAG reset input
JTAG1_RTCK	A6	O	JTAG return clock output
JTAG1_TCK	B5	I	JTAG clock input
JTAG1_TDI	B6	I	JTAG data input
JTAG1_TDO	A4	O	JTAG data output
JTAG1_TMS	A5	I	JTAG test mode select input

Table 3. Pin description ...continued

Symbol	Pin	Type	Description
KEY_COL0 to KEY_COL5	D2, F4, C1, C2, E4, B1	I	keyboard scan column inputs
KEY_ROW0 to KEY_ROW5	G3, F2, E1, F3, D1, E2	O	keyboard scan row outputs 0 through 5
MS_BS	Y1	I/O	SD card command input/output (SD_CMD)
MS_DIO0 to MS_DIO3	W2, U2, Y2, V4	I/O	SD card data bus (SD_D0 to SD_D3)
MS_SCLK	AA1	O	SD card clock output (SD_CLK)
ONSW	D12	O	VCCon output signal
PLL397_LOOP	C21	I/O	loop filter pin for PLL397; requires external components if PLL397 is used
PWM_OUT1	J2	O	output of Pulse Width Modulator 1
PWM_OUT2	H3	O	output of Pulse Width Modulator 2
RAM_A[14:00]	W21, AA24, Y23, AB24, Y22, AA23, AB23, AB22, AC23, AA21, AC22, AD24, AD23, AB20, AD22	O	SDRAM address bus, pins 14 to 00
RAM_CAS_N	V23	O	SDRAM column address strobe output
RAM_CKE	U24	O	SDRAM clock enable output
RAM_CLK	U23	O	SDRAM clock output
RAM_CLKIN	T21	I	SDRAM clock return input
RAM_CS_N	V24	O	SDRAM chip select output
RAM_D[15:00]	L24, M23, L22, M24, N23, M22, N24, P23, N21, P24, R23, P21, R24, T24, T22, T23	I/O	SDRAM data bus, pins 15 to 00
RAM_D[16]/ DDR_DQS0	L23	I/O	<b>RAM_D[16]</b> — SDRAM data bus, pin 16
		O	<b>DDR_DQS0</b> — SDRAM data strobe output for lower byte
RAM_D[17]/ DDR_DQS1	L21	I/O	<b>RAM_D[17]</b> — SDRAM data bus, pin 17
		O	<b>DDR_DQS1</b> — SDRAM data strobe output for upper byte
RAM_D[18]/ DDR_NCLK	K24	I/O	<b>RAM_D[18]</b> — SDRAM data bus, pin 18
		O	<b>DDR_NCLK</b> — inverted SDRAM clock output for DDR
RAM_D[31:19]/ PIO_SD[12:00]	E24, E23, F21, F24, G24, H23, J21, G23, H22, K23, H24, J24, H21	I/O	<b>RAM_D[31:19]</b> — SDRAM data bus, pins 31 to 19
		I/O	<b>PIO_SD[12:00]</b> — general purpose input/output, pins 12 to 00; details may be found in <a href="#">Section 6.10 “General purpose parallel I/O” on page 18</a>
RAM_DQM[3:0]	W24, V21, W23, Y24	O	SDRAM byte write mask outputs
RAM_RAS_N	U21	O	SDRAM row address strobe output
RAM_WR_N	V22	O	SDRAM write strobe output
RESET_N	D13	I	system reset input
RESOUT_N	AB12	O	reset output signal
RTCX_IN	A14	I	RTC oscillator input
RTCX_OUT	A13	O	RTC oscillator output

Table 3. Pin description ...continued

Symbol	Pin	Type	Description
SPI1_CLK	W3	O	clock output for SPI1
SPI1_DATIN	V1	I	data input for SPI1
SPI1_DATIO	W1	I/O	data input/output for SPI1
SPI2_CLK	V3	O	clock output for SPI2
SPI2_DATIN	T4	I	data input for SPI2
SPI2_DATIO	V2	I/O	data input/output for SPI2
SYSCLKEN	C5	I/O	system clock request
SYSX_IN	A23	I	main oscillator input
SYSX_OUT	B23	O	main oscillator output
TEST	D3	I	test input; internally pulled down, should be left floating in an application
TST_CLK2	AB3	O	clock test output 2, controlled by the TEST_CLK
U1_RX/ PIO_INP[15]	B9	I I	<b>U1_RX</b> — UART 1 receive data input <b>PIO_INP[15]</b> — general purpose input to PIO_INP_STATE register
U1_TX	B10	O	UART 1 transmit data output
U2_HCTS/ PIO_INP[16]	B8	I I	<b>U2_HCTS</b> — UART 2 hardware flow control (CTS) input <b>PIO_INP[16]</b> — general purpose input to PIO_INP_STATE register
U2_RX/ PIO_INP[17]	C7	I I	<b>U2_RX</b> — UART 2 receive data input <b>PIO_INP[17]</b> — general purpose input to PIO_INP_STATE register
U2_TX	D9	O	UART 2 transmit data output
U3_RX/ PIO_INP[18]	C6	I I	<b>U3_RX</b> — UART 3 receive data input <b>PIO_INP[18]</b> — general purpose input to PIO_INP_STATE register
U3_TX	A7	O	UART 3 transmit data output
U5_RX/PIO_INP[20]	A2	I I	<b>U5_RX</b> — UART 5 receive data input <b>PIO_INP[20]</b> — general purpose input to PIO_INP_STATE register
U5_TX	C4	O	UART 5 transmit data output
U6_IRRX/ PIO_INP[21]	A1	I/O I	<b>U6_IRRX</b> — UART 6 receive data input; can be IrDA data <b>PIO_INP[21]</b> — general purpose input to PIO_INP_STATE register
U6_IRTX	D5	O	UART 6 transmit data output; can be IrDA data
U7_HCTS/ PIO_INP[22]	B2	I I	<b>U7_HCTS</b> — UART 7 hardware flow control (CTS) input <b>PIO_INP[22]</b> — general purpose input to PIO_INP_STATE register
U7_RX/ PIO_INP[23]	C3	I I	<b>U7_RX</b> — UART 7 receive data input <b>PIO_INP[23]</b> — general purpose input to PIO_INP_STATE register
U7_TX	B3	O	UART 7 transmit data output
USB_ATX_INT_N	AA7	I	USB interrupt from external transceiver

Table 3. Pin description ...continued

Symbol	Pin	Type	Description
USB_DAT_VP/ U5_RX	AA8	I/O I	<b>USB_DAT_VP</b> — USB transmit data <b>U5_RX</b> — UART 5 receive data input
USB_I2C_SCL	AC8	I/O	serial clock for USB I <sup>2</sup> C-bus
USB_I2C_SDA	AD7	I/O	serial data for USB I <sup>2</sup> C-bus
USB_OE_TP_N	AD6	I/O	USB transmit enable for DAT/SE0
USB_SE0_VM/ U5_TX	AB7	I/O O	<b>USB_SE0_VM</b> — USB single ended zero transmit <b>U5_TX</b> — UART 5 transmit data output
VDD12	B14, A21, B19	I	1.2 V power supply for various internal functional blocks that are not included with VDD_CORE or VDD_COREFXD
VDD_AD28	D24, E21	I	3.0 V power supply and positive reference voltage for the ADC
VDD_CORE12_01 to VDD_CORE12_03, VDD_CORE12_05 to VDD_CORE12_08	AA2, D6, K21, L3, AA12, AB6, AB18	I	1.2 V core main power supply for the CPU and other core logic; this voltage may be reduced to 0.9 V when the core is running at or below 13 MHz; the HIGHCORE pin may be used to signal this condition to an external voltage switch
VDD_COREFXD12_01, VDD_COREFXD12_02	C10, D18	I	1.2 V core secondary power supply voltage for the CPU and other core logic; this supply cannot be reduced in the same manner as the VDD_CORE12 supply
VDD1828, VDD_IO1828_01, VDD_IO1828_02	AD4, AA4, B7, B4	I	1.8 V or 3.0 V power supply for I/O pins that may operate from either a 1.8 V range or a 3 V range
VDD_IO18_01 to VDD_IO18_04	AA19, AA15, AB11, AC7	I	1.8 V power supply for I/O pins that operate only from a 1.8 V range
VDD28, VDD_IO28_01, VDD_IO28_02	U4, G4, D14, A16, A17, C17, A19	I	3.0 V power supply for I/O pins that operate only from a 3 V range
VDD_OSC12	D20	I	1.2 V power supply for the main oscillator
VDD_PLL397_12	C22	I	1.2 V power supply for the 397x PLL
VDD_PLHCLK_12	A22	I	1.2 V power supply for the HCLK PLL
VDD_PLLUSB_12	B22	I	1.2 V power supply for the USB PLL
VDD_RTC12	C12	I	1.2 V power supply for the RTC block
VDD_RTCCORE12	C11	I	1.2 V power supply for the RTC block
VDD_RTCOSC12	C14	I	1.2 V power supply for the 32 kHz RTC oscillator
VDD_SDRAM18_01 to VDD_SDRAM18_09	G21, F22, J22, K22, P22, U22, Y21, AC24, AA20	I	1.8 V power supply for the SDRAM controller block
VSS	B16, D15, AC11, AB2, AD1, AC2, AD5, AC5, AA6, AC6, AD3, AC4, AC3, AB4, AD11, C9, A9, A8, C8, D11, B11, B15, A15, AB5, W4, C16, D17, A20, C19	I	ground for various internal logic blocks that are not included with VDD_CORE or VDD_COREFXD.
VSS_AD	D22	I	ground for the ADC; this should nominally be the same voltage as VSS, but should be isolated to minimize noise and conversion error

Table 3. Pin description ...continued

Symbol	Pin	Type	Description
VSS_CORE_01 to VSS_CORE_09	C20, D8, D16, J4, R3, R21, AA5, AA10, AB17	I	ground for the core logic functions
VSS_IO1828_01 to VSS_IO1828_02	D4, A10	I	ground for I/O pins that may operate from either a 1.8 V range or a 3 V range
VSS_IO18_01 to VSS_IO18_04	AC16, AD15, AC12, AB8	I	ground for I/O pins that operate only from a 1.8 V range
VSS_IO28_01 to VSS_IO28_03	E3, F1, N3	I	ground for I/O pins that operate only from a 3 V range
VSS_OSC	B21	I	ground for the main oscillator
VSS_PLL397	C23	I	ground for the 397x PLL
VSS_PLLHCLK	D19	I	ground for the HCLK PLL
VSS_PLLUSB	B20	I	ground for the USB PLL
VSS_RTCCORE	B13	I	ground for the RTC block
VSS_RTCOSC	C13	I	ground for the 32 kHz RTC oscillator
VSS_SDRAM_01 to VSS_SDRAM_10	F23, G22, J23, M21, N22, R22, W22, AA22, AB21, AA18	I	ground for the SDRAM controller block
i.c.	A18, B17, B18, C18, U1, AD2, AA13, AD16, AB16, AA14, AC14, AB15, AD14, AC13, AB14, AD13, AB13, AD12, H2, G1, G2, H4, D21, B24, A24, C15		internally connected; leave open

## 6. Functional description

### 6.1 Architectural overview

The microcontroller is a general purpose 32-bit microprocessor, which offers high performance and very low power consumption. The ARM architecture is based on RISC principles, and the instruction set and related decode mechanism are much simpler than those of microprogrammed CISCs. This simplicity results in a high instruction throughput and impressive real-time interrupt response from a small and cost-effective processor core.

A 5-stage pipeline is employed so that all parts of the processing and memory systems can operate continuously. At any one point in time, several operations are typically in progress: subsequent instruction fetch, next instruction decode, instruction execution, memory access, and write-back. The combination of architectural enhancements gives the ARM9 about 30 % better performance than an ARM7 running at the same clock rate:

- Approximately 1.3 clocks per instruction (1.9 clocks per instruction for ARM7).
- Approximately 1.1 Dhrystone MIPS/MHz (0.9 Dhrystone MIPS/MHz for ARM7).

The ARM926EJ-S processor also employs a unique architectural strategy known as Thumb, which makes it ideally suited to high-volume applications with memory restrictions, or applications where code density is an issue.

The key idea behind Thumb is that of a super-reduced instruction set. Essentially, the ARM926EJ-S processor has two instruction sets:

1. The standard 32-bit ARM set.
2. A 16-bit Thumb set.

The Thumb set's 16-bit instruction length allows it to approach twice the density of standard ARM code while retaining most of the ARM's performance advantage over a traditional 16-bit processor using 16-bit registers. This is possible because Thumb code operates on the same 32-bit register set as ARM code.

Thumb code is able to provide up to 65 % of the code size of ARM, and 160 % of the performance of an equivalent ARM processor connected to a 16-bit memory system.

In addition, the ARM9 includes enhanced DSP instructions and multiplier, as well as an enhanced 32-bit MAC block.

### 6.2 Vector Floating Point (VFP) coprocessor

This CPU coprocessor provides full support for single-precision and double-precision add, subtract, multiply, divide, and multiply-accumulate operations at CPU clock speeds. It is compliant with the IEEE 754 standard, and enables advanced Motor control and DSP applications. The VFP has three separate pipelines for floating-point MAC operations, divide or square root operations, and load/store operations. These pipelines can operate in parallel and can complete execution out of order. All single-precision instructions, except divide and square root, take one cycle and double-precision multiply and multiply-accumulate instructions take two cycles. The VFP also provides format conversions between floating-point and integer word formats.

### 6.3 AHB matrix

The microcontroller has a multi-layer AHB matrix for inter-block communication. AHB is the ARM high-speed bus, which is part of the ARM bus architecture. AHB is a high-bandwidth low-latency bus that supports multi-master arbitration and a bus grant/request mechanism. For systems where there is only one bus master (the CPU), or where there are two masters (CPU and DMA) and the CPU does not generally need to contend with the DMA for program memory access (because the CPU has access to memory on its local bus or has caches or another AHB bus etc.), this arrangement works well. However, if there are multiple bus masters and the CPU needs access to external memory, a single AHB bus can cause a bottleneck. ARM's solution to this was to invent a multi-layer AHB which replaces the request/grant and arbitration mechanism with a multiplexer fabric that pushes arbitration to the level of the devices. Thus, if a CPU and a DMA controller want access to the same memory, the multi-layer fabric will arbitrate between the two on granting access to that memory. This allows simultaneous access by bus masters to different resources at the cost of increased arbitration complexity. As with all trade-offs, the pros and cons must be analyzed, for a microcontroller operating at 200 MHz, removing guaranteed central arbitration in case more than one bus master is active in favor of occasional local arbitration gives better performance.

The blocks outside the CPU can be roughly split into memory controllers, serial communication, I/O, timers/counters and RTC, system control, and debug and trace blocks. These are described as follows.

### 6.4 On-chip SRAM

On-chip SRAM may be used for code and/or data storage. The SRAM may be accessed as 8/16/32 bit. The LPC3180 provides 64 kB of SRAM.

### 6.5 Memory map

The LPC3180 memory map incorporates several distinct regions, as shown in [Figure 3](#). When an application is running, the CPU interrupt vectors are re-mapped to allow them to reside in on-chip SRAM.




Fig 3. LPC3180 memory map

6.6 SDRAM memory controller

The SDRAM memory controller provides an interface between the system bus and external (off-chip) memory devices. A single chip select is supplied, supporting one group of SDRAM in the same address range. The SDRAM controller supports SDR SDRAM



devices of 64/128/256/512/1024 Mbit in size, as well as DDR SDRAM devices of 64/128/256/512/1024 Mbit in size. The SDRAM controller uses four data ports to allow simultaneous requests from multiple on-chip AHB bus masters.

## 6.7 NAND flash controllers

The LPC3180 includes two NAND flash controllers, one for multi-level NAND flash devices and one for single-level NAND flash devices. The two NAND flash controllers use the same pins to interface to external NAND flash devices, so only one interface is active at a time.

### 6.7.1 Multi-Level Cell (MLC) NAND flash controller

The MLC NAND flash controller interfaces to either multi-level or single-level NAND flash devices. An external NAND flash device is used to allow the bootloader to automatically load a portion of the application code into internal SRAM for execution following reset.

The MLC NAND flash controller supports up to 2 Gbit devices with small (528 byte) or large (2114 byte) pages. Programmable NAND timing parameters allow support for a variety of NAND flash devices. A built-in Reed-Solomon encoder/decoder provides error detection and correction capability. A 528 byte data buffer reduces the need for CPU supervision during loading. The MLC NAND flash controller also provides DMA support.

### 6.7.2 Single-Level Cell (SLC) NAND flash controller

The SLC NAND flash controller interfaces to single-level NAND flash devices up to 2 Gbit in size. DMA page transfers are supported, including a 20 byte DMA read and write FIFO. Hardware support for ECC (Error Checking and Correction) is included for the main data area. Software can correct a single bit error.

## 6.8 DMA controller

The DMA controller allows peripheral-to-memory, memory-to-peripheral, peripheral-to-peripheral, and memory-to-memory transactions. Each DMA stream provides unidirectional serial DMA transfers for a single source and destination. For example, a bidirectional port requires one stream for transmit and one for receives. The source and destination areas can each be either a memory region or a peripheral, and can be accessed through the same AHB master or one area by each master.

The DMA controls eight DMA channels with hardware prioritization. The DMA controller interfaces to the system via two AHB bus masters, each with a full 32-bit data bus width. DMA operations may be set up for 8-bit, 16-bit, and 32-bit data widths, and can be either big-endian or little-endian. Incrementing or non-incrementing addressing for source and destination are supported, as well as programmable DMA burst size. Scatter or gather DMA is supported through the use of linked lists. This means that the source and destination areas do not have to occupy contiguous areas of memory.

## 6.9 Interrupt controller

The interrupt controller is comprised of three basic interrupt controller blocks, supporting a total of 60 interrupt sources. Each interrupt source can be individually enabled/disabled and configured for high or low level triggering, or rising or falling edge triggering. Each interrupt may also be steered to either the FIQ or IRQ input of the ARM9. Raw interrupt

status and masked interrupt status registers allow versatile condition evaluation. In addition to peripheral functions, each of the six general purpose input/output pins and 12 general purpose input pins are connected directly to the interrupt controller.

## 6.10 General purpose parallel I/O

Some device pins that are not dedicated to a specific peripheral function have been designed to be general purpose inputs, outputs, or I/Os. Also, some pins may be configured either as a specific peripheral function or a general purpose input, output, or I/O. A total of 55 pins can potentially be used as general purpose input/outputs, general purpose outputs, and general purpose inputs.

GPIO pins may be dynamically configured as inputs or outputs. Separate registers allow setting or clearing any number of GPIO and GPO outputs controlled by that register simultaneously. The value of the output register for standard GPIOs and GPO pins may be read back, as well as the current actual state of the port pins.

There are 12 GPI, 24 GPO, and six GPIO pins. When the SDRAM bus is configured for 16 data bits, 13 of the remaining SDRAM data pins may be used as GPIOs.

### 6.10.1 Features

- Bit-level set and clear registers allow a single instruction set or clear of any number of bits in one port.
- A single register selects direction for pins that support both input and output modes.
- Direction control of individual bits.
- For input/output pins, both the programmed output state and the actual pin state can be read.
- There are a total of 12 general purpose inputs, 24 general purpose outputs, and six general purpose input/outputs.
- Additionally, 13 SDRAM data lines may be used as GPIOs if a 16-bit SDRAM interface is used (rather than a 32-bit interface).

## 6.11 10-bit ADC

The ADC is a three channel, 10-bit successive approximation ADC. The ADC may be configured to produce results with a resolution anywhere from 10 bits to 3 bits. When high resolution is not needed, lowering the resolution can substantially reduce conversion time.

The analog portion of the ADC has its own power supply to enhance the low noise characteristics of the converter. This voltage is only supplied internally when the core has voltage. However, the ADC block is not affected by any difference in ramp-up time for VDD\_AD and VDD\_CORE voltage supplies.

### 6.11.1 Features

- Measurement range of 0 V to VDD\_AD28 (nominally 3 V).
- Low noise ADC.
- Maximum 10-bit resolution, resolution can be reduced to any amount down to 3 bits for faster conversion.
- Three input channels.

- Uses 32 kHz RTC clock

## 6.12 USB interface

The LPC3180 supports USB in either device, host, or OTG configuration.

### 6.12.1 USB device controller

The USB device controller enables 12 Mbit/s data exchange with a USB host controller. It consists of register interface, serial interface engine, endpoint buffer memory and DMA controller. The serial interface engine decodes the USB data stream and writes data to the appropriate end point buffer memory. The status of a completed USB transfer or error condition is indicated via status registers. An interrupt is also generated if enabled. The DMA controller when enabled transfers data between the endpoint buffer and the USB RAM.

#### 6.12.1.1 Features

- Fully compliant with USB 2.0 full-speed specification.
- Supports 32 physical (16 logical) endpoints.
- Supports control, bulk, interrupt and isochronous endpoints.
- Scalable realization of endpoints at run time.
- Endpoint maximum packet size selection (up to USB maximum specification) by software at run time.
- RAM message buffer size based on endpoint realization and maximum packet size.
- Supports bus-powered capability with low suspend current.
- Supports DMA transfer on all non-control endpoints.
- One duplex DMA channel serves all endpoints.
- Allows dynamic switching between CPU controlled and DMA modes.
- Double buffer implementation for bulk and isochronous endpoints.

### 6.12.2 USB host controller

The host controller enables data exchange with various USB devices attached to the bus. It consists of register interface, serial interface engine and DMA controller. The register interface complies to the OHCI specification.

#### 6.12.2.1 Features

- OHCI compliant.
- OHCI specifies the operation and interface of the USB host controller and SW driver.
- The host controller has four USB states visible to the SW driver:
  - USBOperational: Process lists and generate SOF tokens.
  - USBReset: Forces reset signaling on the bus, SOF disabled.
  - USBSuspend: Monitor USB for wake-up activity.
  - USBResume: Forces resume signaling on the bus.
- HCCA register points to interrupt and isochronous descriptors list.
- ControlHeadED and BulkHeadED registers point to control and bulk descriptors list.

### 6.12.3 USB OTG Controller

USB OTG (On-The-Go) is a supplement to the USB 2.0 specification that augments the capability of existing mobile devices and USB peripherals by adding host functionality for connection to USB peripherals.

#### 6.12.3.1 Features

- Fully compliant with On-The-Go supplement to the USB Specification 2.0 Revision 1.0.
- Supports Host Negotiation Protocol (HNP) and Session Request Protocol (SRP) for dual-role devices under software control. HNP is partially implemented in hardware.
- Provides programmable timers required for HNP and SRP.
- Supports slave mode operation through AHB slave interface.
- Supports the OTG ATX from NXP (ISP 1301) or any external CEA-2011OTG specification compliant ATX.

### 6.13 UARTs

The LPC3180 contains seven UARTs. Four are standard UARTs, and three are special purpose high-speed UARTs.

#### 6.13.1 Standard UARTs

The four standard UARTs are downwards compatible with the INS16Cx50. These UARTs support rates up to 460800 bit/s from a 13 MHz peripheral clock.

##### 6.13.1.1 Features

- Each standard UART has 64 byte Receive and Transmit FIFOs.
- Receiver FIFO trigger points at 16 B, 32 B, 48 B, and 60 B.
- Transmitter FIFO trigger points at 0 B, 4 B, 8 B, and 16 B.
- Register locations conform to 16C550 industry standard.
- Each standard UART has a fractional rate pre-divider and an internal baud rate generator.
- The standard UARTs support three clocking modes: on, off, and auto-clock. The auto-clock mode shuts off the clock to the UART when it is idle.
- UART 6 includes an IrDA mode to support infrared communication.
- The standard UARTs are designed to support data rates of (2400, 4800, 9600, 19200, 38400, 57600, 115200, 230400, 460800) bit/s.
- Each UART includes an internal loopback mode.

#### 6.13.2 High-speed UARTs

The three high-speed UARTs are designed to support rates up to 921600 bit/s from a 13 MHz peripheral clock, for on-board communication in low noise conditions. This is accomplished by changing the oversampling from 16× to 14×, and altering the rate generation logic.

### 6.13.2.1 Features

- Each high-speed UART has 64 byte Receive and Transmit FIFOs.
- Receiver FIFO trigger points at 1 B, 4 B, 8 B, 16 B, 32 B, and 48 B.
- Transmitter FIFO trigger points at 0 B, 4 B, and 8 B.
- Each high-speed UART has an internal baud rate generator.
- The high-speed UARTs are designed to support data rates of (2400, 4800, 9600, 19200, 38400, 57600, 115200, 230400, 460800, 921600) bit/s.
- Each UART includes an internal loopback mode.

## 6.14 I<sup>2</sup>C-bus serial I/O controller

There are two I<sup>2</sup>C-bus interfaces in the LPC3180. The blocks for the I<sup>2</sup>C-bus are a master only implementation supporting the 400 kHz I<sup>2</sup>C-bus mode and lower rates, with 7-bit slave addressing. Each has a four word FIFO for both transmit and receive. An interrupt signal is available from each block.

### 6.14.1 Features

- The two I<sup>2</sup>C-bus blocks are standard I<sup>2</sup>C-bus compliant interfaces that may be used in Single Master mode only.
- Programmable clock to allow adjustment of I<sup>2</sup>C-bus transfer rates.
- Bidirectional data transfer.
- Serial clock synchronization allows devices with different bit rates to communicate via one serial bus.
- Serial clock synchronization can be used as a handshake mechanism to suspend and resume serial transfer.

## 6.15 SPI serial I/O controller

The LPC3180 has two Serial Peripheral Interfaces (SPI). The SPI is a 3-wire serial interface that is able to interface with a large range of serial peripheral or memory devices (SPI mode 0 to 3 compatible slave devices).

Only a single master and a single slave can communicate on the interface during a given data transfer. During a data transfer the master always sends a byte of data to the slave, and the slave always sends a byte of data to the master. The SPI implementation on the LPC3180 does not support operation as a slave.

### 6.15.1 Features

- Supports slaves compatible with SPI modes 0 to 3.
- Half duplex synchronous transfers.
- DMA support for data transmit and receive.
- 1-bit to 16-bit word length.
- Choice of LSB or MSB first data transmission.
- 64 × 16-bit input or output FIFO.
- Bit rates up to 52 Mbit/s.

- Busy input function.
- DMA time out interrupt to allow detection of end of reception when using DMA.
- Timed interrupt to facilitate emptying the FIFO at the end of a transmission.
- SPI clock and data pins may be used as general purpose pins if the SPI is not used.

## 6.16 SD card controller

The SD interface allows access to external SD memory cards. The SD card interface conforms to the SD Memory Card Specification Version 1.01.

### 6.16.1 Features

- Conformance to the SD Memory Card Specification Version 1.01.
- DMA is supported through the system DMA controller.
- Provides all functions specific to the SD memory card. These include the clock generation unit, power management control, command and data transfer.

## 6.17 Keyboard scan

The keyboard scan function can automatically scan a keyboard of up to 64 keys in an  $8 \times 8$  matrix. In operation, the keyboard scanner's internal state machine will normally be in an idle state, with all KEY\_ROW[n] pins set high, waiting for a change in the column inputs to indicate that one or more keys have been pressed.

When a keypress is detected, the matrix is scanned by setting one output pin high at a time and reading the column inputs. After de-bouncing, the keypad state is stored and an interrupt is generated. The keypad is then continuously scanned waiting for 'extra key pressed' or 'key released'. Any new keypad state is scanned and stored into the matrix registers followed by a new interrupt request to the interrupt controller. It is possible to detect and separate up to 64 multiple keys pressed.

### 6.17.1 Features

- Supports up to 64 keys in  $8 \times 8$  matrix.
- Programmable debounce period.
- A key press can wake up the CPU from Stop mode.

## 6.18 High-speed timer

The high-speed timer block is clocked by the main peripheral clock. The clock is first divided down in a 16-bit programmable prescale counter which clocks a 32-bit Timer/Counter.

The high-speed timer includes three match registers that are compared to the Timer/Counter value. A match can generate an interrupt and cause the Timer/Counter to either continue to run, stop, or be reset. The high-speed timer also includes two capture registers that can take a snapshot of the Timer/Counter value when an input signal transitions. A capture event may also generate an interrupt.

### 6.18.1 Features

- 32-bit Timer/Counter with programmable 16-bit prescaler.

- Counter or Timer operation.
- Two 32-bit capture registers.
- Three 32-bit match registers that allow:
  - Continuous operation with optional interrupt generation on match.
  - Stop timer on match with optional interrupt generation.
  - Reset timer on match with optional interrupt generation.
- Pause control to stop counting when core is in debug state.

### 6.19 Millisecond timer

The millisecond timer is clocked by 32 kHz RTC clock, so a prescaler is not needed to obtain a lower count rate.

The millisecond timer includes three match registers that are compared to the Timer/Counter value. A match can generate an interrupt and the cause the Timer/Counter either continue to run, stop, or be reset.

#### 6.19.1 Features

- 32-bit Timer/Counter, running from the 32 kHz RTC clock.
- Counter or Timer operation.
- Three 32-bit match registers that allow:
  - Continuous operation with optional interrupt generation on match.
  - Stop timer on match with optional interrupt generation.
  - Reset timer on match with optional interrupt generation.
- Pause control to stop counting when core is in debug state.

### 6.20 Watchdog timer

The watchdog timer block is clocked by the main peripheral clock, which clocks a 32-bit counter. A match register is compared to the Timer. When configured for watchdog functionality, a match drives the match output low. The match output is gated with an enable signal that gives the opportunity to generate two type of reset signal: one that only resets chip internally, and another that goes through a programmable pulse generator before it goes to the external pin RESOUT\_N and to the internal chip reset.

#### 6.20.1 Features

- Programmable 32-bit timer.
- Internally resets the device if not periodically reloaded.
- Flag to indicate that a watchdog reset has occurred.
- Programmable watchdog pulse output on RESOUT\_N pin.
- Can be used as a standard timer if watchdog is not used.
- Pause control to stop counting when core is in debug state.

## 6.21 RTC

The RTC runs at 32768 Hz using a very low power oscillator. The RTC counts seconds and can generate alarm interrupts that can wake up the device from Stop mode. The RTCCLK can also clock the 397x PLL, the Millisecond Timer, the ADC, the Keyboard Scanner and the PWMs. The RTC up-counter value represents a number of seconds elapsed since second 0, which is an application determined time. The RTC counter will reach maximum value after about 136 years. The RTC down-counter is initiated with all 1's.

Two 32-bit Match registers are readable and writable by the processor. A match will result in an interrupt provided that the interrupt is enabled. The ONSW output pin can also be triggered by a match event, and cause an external power supply to turn on all of the operating voltages, as a way to startup after power has been removed.

The RTC block is implemented in a separate voltage domain. The block is supplied via a separate supply pin from a battery or other power source.

The RTC block also contains 32 words (128 B) of very low voltage SRAM. This SRAM is able to hold its contents down to the minimum RTC operating voltage.

### 6.21.1 Features

- Measures the passage of time in seconds.
- 32-bit up and down seconds counters.
- Ultra low power design to support battery powered systems.
- Dedicated 32 kHz oscillator.
- An output pin is included to assist in waking up when the chip has had power removed to all functions except the RTC.
- Two 32-bit match registers with interrupt option.
- 32 words (128 B) of very low voltage SRAM.
- The RTC and battery RAM power have an independent power domain and dedicated supply pins, which can be powered from a battery or power supply.

## 6.22 Pulse width modulators

The LPC3180 provides two PWMs. They are clocked separately by either the main peripheral clock or the 32 kHz RTC clock. Both PWMs have a duty cycle programmable in 255 steps.

### 6.22.1 Features

- Clocked by the main peripheral clock or the 32 kHz RTC clock.
- Programmable 4-bit prescaler.
- Duty cycle programmable in 255 steps.
- Output frequency up to 50 kHz when using a 13 MHz peripheral clock.



## 6.23 Reset

Reset is accomplished by an active low signal on the RESET\_N input pin. A reset pulse with a minimum width of 10 main oscillator clocks after the oscillator is stable is required to guarantee a valid chip reset. At power-up, 10 milliseconds should be allowed for the oscillator to start up and stabilize after  $V_{DD}$  reaches operational voltage. An internal reset with a minimum duration of 10 clock pulses will also be applied if the watchdog timer generates an internal device reset.

## 6.24 Clocking and power control

Clocking in the LPC3180 is designed to be versatile, so that system and peripheral requirements may be met, while allowing optimization of power consumption. Clocks to most functions may be turned off if not needed, some peripherals do this automatically.

The LPC3180 includes three operational modes that give control over processing speed and power consumption. In addition, clock rates to different functional blocks may be controlled by changing clock sources, reconfiguring PLL values, or altering clock divider configurations. This allows a trade-off of power versus processing speed based on application requirements.

### 6.24.1 Crystal oscillator

The main oscillator is the basis for the clocks most chip functions use by default. Optionally, many functions can be clocked instead by the output of a PLL (with a fixed 397x rate multiplication) which runs from the RTC oscillator. In this mode, the main oscillator may be turned off unless the USB interface is enabled. If a SYSCLK frequency other than 13 MHz is required in the application, or if the USB block is not used, the main oscillator may be used with a frequency of between 1 MHz and 20 MHz.

### 6.24.2 PLLs

The LPC3180 includes three PLLs: one allows boosting the RTC frequency to 13.008896 MHz for use as the primary system clock; one provides the 48 MHz clock required by the USB block; and one provides the basis for the CPU clock, the AHB bus clock, and the main peripheral clock.

The first PLL multiplies the 32768 Hz RTC clock by 397 to obtain a 13.008896 MHz clock. The 397x PLL is designed for low power operation and low jitter. This PLL requires an external RC loop filter for proper operation.

The other two PLLs accept an input clock from either the main oscillator or the output of the 397x PLL. The input frequency is multiplied up to a higher frequency, then divided down to provide the output clock.

The PLL input may initially be divided down by a pre-divider value 'N', which may have the values 1, 2, 3, or 4. This pre-divider can allow a greater number of possibilities for the output frequency.

Following the PLL input divider is the PLL multiplier. This can multiply the pre-divider output by a value 'M', in the range of 1 through 256. The resulting frequency must be in the range of 156 MHz to 320 MHz. The multiplier works by dividing the output of a Current Controlled Oscillator (CCO) by the value of M, then using a phase detector to compare the divided CCO output to the pre-divider output. The error value is used to adjust the CCO frequency.

At the PLL output, there is a post-divider that can be used to bring the CCO frequency down to the desired PLL output frequency. The post-divider value 'P', can divide the CCO output by 1, 2, 4, 8, or 16. The post-divider can also be bypassed, allowing the PLL CCO output to be used directly. The maximum PLL output frequency that is supported by the CPU is 208 MHz.

### 6.24.3 Power control and modes

The LPC3180 supports three operational modes, two of which are specifically designed to reduce power consumption. The modes are: Run mode, Direct Run mode, and Stop mode.

Run mode is the normal operating mode for applications that require the CPU, AHB bus, or any peripheral function other than the USB block to run faster than the main oscillator frequency. In Run mode, the CPU can run at up to 208 MHz and the AHB bus can run at up to 104 MHz.

Direct Run mode allows reducing the CPU and AHB bus rates in order to save power. Direct Run mode can also be the normal operating mode for applications that do not require the CPU, AHB bus, or any peripheral function other than the USB block to run faster than the main oscillator frequency. Direct Run mode is the default mode following chip reset.

Stop mode causes all CPU and AHB operation to cease, and stops clocks to peripherals other than the USB block.

### 6.24.4 APB bus

Many peripheral functions are accessed by on-chip APB busses that are attached to the higher speed AHB bus. The APB bus performs reads and writes to peripheral registers in three peripheral clocks.

### 6.24.5 FAB bus

Some peripherals are placed on a special bus called FAB that allows faster CPU access to those peripheral functions. Write access to FAB peripherals takes a single AHB clock. Read access to FAB peripherals takes two AHB clocks.

## 6.25 Emulation and debugging

The LPC3180 supports emulation and debugging via a dedicated JTAG serial port. An Embedded Trace Buffer allows tracing program execution. The dedicated JTAG port allows debugging of all chip features without impact to any pins that may be used in the application.

### 6.25.1 EmbeddedICE

Standard ARM EmbeddedICE logic provides on-chip debug support. The debugging of the target system requires a host computer running the debugger software and an EmbeddedICE protocol converter. The EmbeddedICE protocol converter converts the Remote Debug Protocol commands to the JTAG data needed to access the ARM core.

The ARM core has a Debug Communication Channel function built-in. The debug communication channel allows a program running on the target to communicate with the host debugger or another separate host without stopping the program flow or entering the debug state.

#### 6.25.2 Embedded trace buffer

The Embedded Trace Module (ETM) is connected directly to the ARM core. It compresses the trace information and exports it through a narrow trace port. An internal Embedded Trace Buffer of  $2\text{ k} \times 24$  bits captures the trace information under software debugger control. Data from the Embedded Trace Buffer is recovered by the debug software through the JTAG port.

The trace contains information about when the ARM core switches between states. Instruction trace (or PC trace) shows the flow of execution of the processor and provides a list of all the instructions that were executed. Instruction trace is significantly compressed by only broadcasting branch addresses as well as a set of status signals that indicate the pipeline status on a cycle by cycle basis. For data accesses either data or address or both can be traced.

## 7. Limiting values

**Table 4. Limiting values**

In accordance with the Absolute Maximum Rating System (IEC 60134).<sup>[1]</sup>

Symbol	Parameter	Conditions	Min	Max	Unit
V <sub>DD(1V2)</sub>	supply voltage (1.2 V)		[2] −0.5	+1.3	V
V <sub>DD(1V8)</sub>	supply voltage (1.8 V)		[3] −0.5	+1.95	V
V <sub>DD(3V0)</sub>	supply voltage (3.0 V)		[4] −0.5	+3.6	V
V <sub>DDA(3V0)</sub>	analog supply voltage (3.0 V)		[5] −0.5	+3.3	V
V <sub>DD</sub>	supply voltage	in 1.8 V range	[6] −0.5	+1.95	V
		in 3.0 V range	[6] −0.5	+3.6	V
V <sub>IA</sub>	analog input voltage		−0.5	+3.3	V
V <sub>I</sub>	input voltage	1.8 V pins	[7] −0.5	+1.95	V
		3.0 V pins	[7] −0.5	+3.6	V
I <sub>DD</sub>	supply current	per supply pin	-	100	mA
I <sub>SS</sub>	ground current	per ground pin	-	100	mA
T <sub>stg</sub>	storage temperature		−40	+125	°C
P <sub>tot(pack)</sub>	total power dissipation (per package)	based on package heat transfer, not device power consumption		<tbid>	W
V <sub>esd</sub>	electrostatic discharge voltage	human body model	[8]		
		all pins	−2000	+2000	V

[1] The following applies to [Table 4](#):

- a) This product includes circuitry specifically designed for the protection of its internal devices from the damaging effects of excessive static charge. Nonetheless, it is suggested that conventional precautions be taken to avoid applying greater than the rated maximum.
  - b) Parameters are valid over operating temperature range unless otherwise specified. All voltages are with respect to V<sub>SS</sub> unless otherwise noted.
- [2] Core, PLL, oscillator, and RTC supplies; applies to pins VDD\_CORE12\_01 to VDD\_CORE12\_08, VDD\_COREFXD12\_01 to VDD\_COREFXD12\_02, VDD\_OSC12, VDD\_PLL397\_12, VDD\_PLLHCLK\_12, VDD\_PLLUSB\_12, VDD\_RTC12, VDD\_RTCCORE12, VDD\_RTCOSC12, and VDD12.
- [3] I/O pad supply; applies to pins VDD\_IO18\_01 to VDD\_IO18\_04 and VDD\_SDRAM18\_01 to VDD\_SDRAM18\_09.
- [4] I/O pad supply; applies to pins VDD\_IO28\_01 to VDD\_IO28\_02 and VDD28.
- [5] Applies to VDD\_AD28 pins.
- [6] Applies to pins VDD\_IO1828\_01 to VDD\_IO1828\_012 and VDD1828.
- [7] Including voltage on outputs in 3-state mode.
- [8] Human body model: equivalent to discharging a 100 pF capacitor through a 1.5 kΩ series resistor.

## 8. Static characteristics

**Table 5. Static characteristics**

$T_a = -40^\circ\text{C}$  to  $+85^\circ\text{C}$ , unless otherwise specified.

Symbol	Parameter	Conditions	Min	Typ <sup>[1]</sup>	Max	Unit
$V_{DD(1V2)}$	supply voltage (1.2 V)	core supply voltage for full performance; full frequency range	<sup>[2]</sup> 1.1	1.2	1.3	V
		core supply voltage for reduced power; up to 14 MHz CPU	<sup>[2]</sup> 0.9	-	1.3	V
		RTC supply voltage	<sup>[3]</sup> 0.9	-	1.3	V
		PLL and oscillator supply voltage	<sup>[4]</sup> 1.1	1.2	1.3	V
$V_{DD(1V8)}$	supply voltage (1.8 V)	external supply voltage	<sup>[5]</sup> 1.7	1.8	1.95	V
$V_{DD(3V0)}$	supply voltage (3.0 V)	external supply voltage	<sup>[6]</sup> 2.7	3	3.3	V
$V_{DDA(3V0)}$	analog supply voltage (3.0 V)	applies to VDD_AD28 pins	2.7	3	3.3	V
$V_{DD}$	supply voltage	in 1.8 V range	<sup>[7]</sup> 1.7	1.8	1.95	V
		in 3.0 V range	2.7	3	3.3	V
$I_{IL}$	LOW-state input current	$V_I = 0\text{ V}$ ; no pull-up	-	-	3	$\mu\text{A}$
$I_{IH}$	HIGH-state input current	$V_I = V_{DD}$ ; no pull-down	<sup>[8]</sup> -	-	3	$\mu\text{A}$
$I_{OZ}$	OFF-state output current	$V_O = 0\text{ V}$ ; $V_O = V_{DD}$ ; no pull-up/down	<sup>[8]</sup> -	-	3	$\mu\text{A}$
$I_{latch}$	I/O latch-up current	$-(1.5V_{DD}) < V_I < (1.5V_{DD})$	<sup>[8]</sup> -	-	100	mA
$V_I$	input voltage		<sup>[8][9]</sup> <sup>[10][11]</sup> 0	-	$V_{DD}$	V
$V_{IH}$	HIGH-state input voltage	1.8 V inputs	1.6	-	-	V
		3.0 V inputs	2.0	-	-	V
$V_{IL}$	LOW-state input voltage	1.8 V inputs	-	-	0.6	V
		3.0 V inputs	-	-	0.8	V
$V_{OH}$	HIGH-state output voltage	1.8 V outputs; $I_{OH} = -1\text{ mA}$	<sup>[12]</sup> $V_{DD} - 0.4$	-	-	V
		3.0 V outputs; $I_{OH} = -4\text{ mA}$	<sup>[12]</sup> $V_{DD} - 0.4$	-	-	V
$V_{OL}$	LOW-state output voltage	1.8 V outputs; $I_{OL} = 4\text{ mA}$	<sup>[12]</sup> -	-	0.4	V
		3.0 V outputs; $I_{OL} = 4\text{ mA}$	<sup>[12]</sup> -	-	0.4	V
$I_{OH}$	HIGH-state output current	$V_{OH} = V_{DD} - 0.4\text{ V}$	<sup>[8][12]</sup> -	-4	-	mA
$I_{OL}$	LOW-state output current	$V_{OL} = 0.4\text{ V}$	<sup>[8][12]</sup> -	4	-	mA
$I_{OHS}$	HIGH-state short-circuit output current	$V_{OH} = 0\text{ V}$	<sup>[13]</sup> -	-45	-	mA
$I_{OLS}$	LOW-state short-circuit output current	$V_{OL} = V_{DD}$	<sup>[8][13]</sup> -	45	-	mA

**Table 5. Static characteristics ...continued**  
 $T_a = -40\text{ }^{\circ}\text{C}$  to  $+85\text{ }^{\circ}\text{C}$ , unless otherwise specified.

Symbol	Parameter	Conditions	Min	Typ <sup>[1]</sup>	Max	Unit
$I_{DD(\text{run})}$	Run mode supply current	VDD_CORE12 = 1.2 V; $T_a = 25\text{ }^{\circ}\text{C}$ ; I-cache enabled; CPU clock = 208 MHz; all peripherals enabled	-	80	-	mA
$I_{DD(\text{drun})}$	direct Run mode supply current	VDD_CORE12 = 0.9 V; $T_a = 25\text{ }^{\circ}\text{C}$ ; CPU clock = 13 MHz	-	7	-	mA
$I_{DD(\text{stop})}$	Stop mode supply current	VDD_CORE12 = 0.9 V; $T_a = 25\text{ }^{\circ}\text{C}$ ; CPU clock = stopped internally	-	-	500	$\mu\text{A}$

- [1] Typical ratings are not guaranteed. The values listed are at room temperature ( $+25\text{ }^{\circ}\text{C}$ ), nominal supply voltages.
- [2] Applies to VDD\_CORE12\_01 to VDD\_CORE12\_08 pins.
- [3] Applies to pins VDD\_RTC12, VDD\_RTCCORE12, and VDD\_RTCOSC12.
- [4] Applies to pins VDD\_COREFXD12\_01 to VDD\_COREFXD12\_02, VDD\_OSC12, VDD\_PLL397\_12, VDD\_PLHCLK\_12, VDD\_PLUSB\_12, and VDD12.
- [5] Applies to pins VDD\_IO18\_01 to VDD\_IO18\_04 and VDD\_SDRAM18\_01 to VDD\_SDRAM18\_09.
- [6] Applies to pins VDD\_IO28\_01 to VDD\_IO28\_02 and VDD28.
- [7] External supply voltage; applies to pins VDD\_IO1828\_01 to VDD\_IO1828\_012 and VDD1828.
- [8] Referenced to the applicable  $V_{DD}$  for the pin.
- [9] Including voltage on outputs in 3-state mode.
- [10] The applicable  $V_{DD}$  voltage for the pin must be present.
- [11] 3-state outputs go into 3-state mode when  $V_{DD(3V0)}$  is grounded.
- [12] Accounts for 100 mV voltage drop in all supply lines.
- [13] Only allowed for a short time period.

## 9. Dynamic characteristics

**Table 6. Dynamic characteristics**  
*T<sub>a</sub> = −40 °C to +85 °C, unless otherwise specified.*[\[1\]](#)

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
External clock						
f <sub>ext</sub>	external clock frequency	<a href="#">[2]</a>	1	13	20	MHz
Port pins						
t <sub>r</sub>	rise time		-	5	-	ns
t <sub>f</sub>	fall time		-	5	-	ns

[1] Parameters are valid over operating temperature range unless otherwise specified.  
[2] Supplied by an external crystal.

10. Package outline

LFBGA320: plastic low profile fine-pitch ball grid array package; 320 balls; body 13 x 13 x 0.9 mm    SOT824-1




Fig 4. Package outline SOT824-1 (LFBGA320)



## 11. Abbreviations

**Table 7. Abbreviations**

Acronym	Description
ADC	Analog-to-Digital Converter
AHB	Advanced High-performance Bus
APB	Advanced Peripheral Bus
CISC	Complex Instruction Set Computer
DDR	Double Data Rate
DMA	Direct Memory Access
DSP	Digital Signal Processing
FAB	Fast Access Bus
FIFO	First In, First Out
FIQ	Fast Interrupt Request
GPI	General Purpose Input
GPIO	General Purpose Input/Output
GPO	General Purpose Output
IRQ	Interrupt Request
MAC	Multiply-Accumulate
MMU	Memory Management Unit
OHCI	Open Host Controller Interface
OTG	On-The-Go
PLL	Phase-Locked Loop
PWM	Pulse Width Modulator
RC	Resistor-Capacitor
SDR	Single Data Rate
SPI	Serial Peripheral Interface
UART	Universal Asynchronous Receiver/Transmitter

## 12. Revision history

**Table 8.** Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes
LPC3180_2	20070215	Preliminary data sheet	-	LPC3180_1
Modifications:	<ul style="list-style-type: none"><li>• The format of this data sheet has been redesigned to comply with the new identity guidelines of NXP Semiconductors.</li><li>• Legal texts have been adapted to the new company name where appropriate.</li><li>• <a href="#">Table 4 “Limiting values”</a>; updated &lt;td&gt; values for <math>V_{IA}</math>, <math>V_I</math>, <math>I_{DD}</math>, and <math>I_{SS}</math>.</li></ul>			
LPC3180_1	20060602	Preliminary data sheet	-	-

## 13. Legal information

### 13.1 Data sheet status

Document status <sup>[1][2]</sup>	Product status <sup>[3]</sup>	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

[1] Please consult the most recently issued document before initiating or completing a design.

[2] The term 'short data sheet' is explained in section "Definitions".

[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL <http://www.nxp.com>.

### 13.2 Definitions

**Draft** — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

**Short data sheet** — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

### 13.3 Disclaimers

**General** — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

**Right to make changes** — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

**Suitability for use** — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in medical, military, aircraft, space or life support equipment, nor in applications where failure or malfunction of a NXP Semiconductors product can reasonably be expected to

result in personal injury, death or severe property or environmental damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

**Applications** — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

**Limiting values** — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) may cause permanent damage to the device. Limiting values are stress ratings only and operation of the device at these or any other conditions above those given in the Characteristics sections of this document is not implied. Exposure to limiting values for extended periods may affect device reliability.

**Terms and conditions of sale** — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at <http://www.nxp.com/profile/terms>, including those pertaining to warranty, intellectual property rights infringement and limitation of liability, unless explicitly otherwise agreed to in writing by NXP Semiconductors. In case of any inconsistency or conflict between information in this document and such terms and conditions, the latter will prevail.

**No offer to sell or license** — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

### 13.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

**I<sup>2</sup>C-bus** — logo is a trademark of NXP B.V.

## 14. Contact information

For additional information, please visit: <http://www.nxp.com>

For sales office addresses, send an email to: [salesaddresses@nxp.com](mailto:salesaddresses@nxp.com)

## 15. Contents

<b>1</b>	<b>General description</b> . . . . .	<b>1</b>	6.19.1	Features	23
<b>2</b>	<b>Features</b> . . . . .	<b>1</b>	6.20	Watchdog timer	23
2.1	Key features	1	6.20.1	Features	23
<b>3</b>	<b>Ordering information</b> . . . . .	<b>2</b>	6.21	RTC	24
<b>4</b>	<b>Block diagram</b> . . . . .	<b>3</b>	6.21.1	Features	24
<b>5</b>	<b>Pinning information</b> . . . . .	<b>4</b>	6.22	Pulse width modulators	24
5.1	Pinning	4	6.22.1	Features	24
5.2	Pin description	8	6.23	Reset	25
<b>6</b>	<b>Functional description</b> . . . . .	<b>14</b>	6.24	Clocking and power control	25
6.1	Architectural overview	14	6.24.1	Crystal oscillator	25
6.2	Vector Floating Point (VFP) coprocessor	14	6.24.2	PLLs	25
6.3	AHB matrix	15	6.24.3	Power control and modes	26
6.4	On-chip SRAM	15	6.24.4	APB bus	26
6.5	Memory map	15	6.24.5	FAB bus	26
6.6	SDRAM memory controller	16	6.25	Emulation and debugging	26
6.7	NAND flash controllers	17	6.25.1	EmbeddedICE	26
6.7.1	Multi-Level Cell (MLC) NAND flash controller	17	6.25.2	Embedded trace buffer	27
6.7.2	Single-Level Cell (SLC) NAND flash controller	17	<b>7</b>	<b>Limiting values</b>	<b>28</b>
6.8	DMA controller	17	<b>8</b>	<b>Static characteristics</b>	<b>29</b>
6.9	Interrupt controller	17	<b>9</b>	<b>Dynamic characteristics</b>	<b>31</b>
6.10	General purpose parallel I/O	18	<b>10</b>	<b>Package outline</b>	<b>32</b>
6.10.1	Features	18	<b>11</b>	<b>Abbreviations</b>	<b>33</b>
6.11	10-bit ADC	18	<b>12</b>	<b>Revision history</b>	<b>34</b>
6.11.1	Features	18	<b>13</b>	<b>Legal information</b>	<b>35</b>
6.12	USB interface	19	13.1	Data sheet status	35
6.12.1	USB device controller	19	13.2	Definitions	35
6.12.1.1	Features	19	13.3	Disclaimers	35
6.12.2	USB host controller	19	13.4	Trademarks	35
6.12.2.1	Features	19	<b>14</b>	<b>Contact information</b>	<b>35</b>
6.12.3	USB OTG Controller	20	<b>15</b>	<b>Contents</b>	<b>36</b>
6.12.3.1	Features	20			
6.13	UARTs	20			
6.13.1	Standard UARTs	20			
6.13.1.1	Features	20			
6.13.2	High-speed UARTs	20			
6.13.2.1	Features	21			
6.14	I <sup>2</sup> C-bus serial I/O controller	21			
6.14.1	Features	21			
6.15	SPI serial I/O controller	21			
6.15.1	Features	21			
6.16	SD card controller	22			
6.16.1	Features	22			
6.17	Keyboard scan	22			
6.17.1	Features	22			
6.18	High-speed timer	22			
6.18.1	Features	22			
6.19	Millisecond timer	23			

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

founded by

**PHILIPS**

© NXP B.V. 2007.

All rights reserved.

For more information, please visit: <http://www.nxp.com>

For sales office addresses, please send an email to: [salesaddresses@nxp.com](mailto:salesaddresses@nxp.com)

Date of release: 15 February 2007

Document identifier: LPC3180\_2