

# SN5454, SN54LS54, SN7454, SN74LS54 4-WIDE AND-OR-INVERT GATES

SDLS115

DECEMBER 1983—REVISED MARCH 1988

- Package Options Include Plastic "Small Outline" Packages, Ceramic Chip Carriers and Flat Packages, and Plastic and Ceramic DIPs
- Dependable Texas Instruments Quality and Reliability

## description



These devices contain 4-wide AND-OR-INVERT gates. They perform the following Boolean functions:

$$'54 \quad Y = \overline{AB} + \overline{CD} + \overline{EF} + \overline{GH}$$

$$LS54 \quad Y = \overline{AB} + \overline{CDE} + \overline{FGH} + \overline{IJ}$$

The SN5454 and SN54LS54 are characterized for operation over the full military temperature range of  $-55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$ . The SN7454 and SN74LS54 are characterized for operation from  $0^{\circ}\text{C}$  to  $70^{\circ}\text{C}$ .

## logic diagrams (positive logic)



SN5454 . . . J PACKAGE  
SN7454 . . . N PACKAGE

(TOP VIEW)

A	1	14	VCC
C	2	13	B
D	3	12	NU
E	4	11	NU
F	5	10	H
NC	6	9	G
GND	7	8	Y

SN5454 . . . W PACKAGE  
(TOP VIEW)


NU	1	14	H
NU	2	13	G
A	3	12	Y
VCC	4	11	GND
B	5	10	NC
C	6	9	F
D	7	8	E

SN54LS54 . . . J OR W PACKAGE  
SN74LS54 . . . D OR N PACKAGE

(TOP VIEW)

A	1	14	VCC
B	2	13	J
C	3	12	I
D	4	11	H
E	5	10	G
Y	6	9	F
GND	7	8	NC

SN54LS54 . . . FK PACKAGE  
(TOP VIEW)




NC—No internal connection

NU—Make no external connection

## SN5454, SN54LS54, SN7454, SN74LS54 4-WIDE AND-OR-INVERT GATES


### logic symbols<sup>†</sup>

'54



positive logic:  $Y = \overline{AB} + \overline{CD} + \overline{EF} + \overline{GH}$

'LS54




positive logic:  $Y = \overline{AB} + \overline{CDE} + \overline{FGH} + \overline{IJ}$

<sup>†</sup>These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 6171-12.


Pin numbers shown are for D, J, and N package. For the SN54LS54 only, they apply also for the W package.

### schematics

'54



'LS54



Resistor values shown are nominal.

The portion of the circuits within the dashed lines is repeated for each additional 2- or 3-input AND section, as shown in the logic diagram and logic symbols.

## SN5454, SN7454 4-WIDE AND-OR-INVERT GATES

**absolute maximum ratings over operating free-air temperature range (unless otherwise noted)**

NOTE 1: Voltage values are with respect to network ground terminal.

#### **recommended operating conditions**

		SN5454			SN7454			UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	
V <sub>CC</sub>	Supply voltage	4.5	5	5.5	4.75	5	5.25	V
V <sub>IH</sub>	High-level input voltage		2		2			V
V <sub>IL</sub>	Low-level input voltage			0.8			0.8	V
I <sub>OH</sub>	High-level output current			-0.4			-0.4	mA
I <sub>OL</sub>	Low-level output current			16			16	mA
T <sub>A</sub>	Operating free-air temperature	-55		125	0		70	°C

**electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)**

PARAMETER	TEST CONDITIONS <sup>†</sup>	SN5454			SN7454			UNIT
		MIN	TYP <sup>‡</sup>	MAX	MIN	TYP <sup>‡</sup>	MAX	
V <sub>IK</sub>	V <sub>CC</sub> = MIN, I <sub>I</sub> = - 12 mA			- 1.5			- 1.5	V
V <sub>OH</sub>	V <sub>CC</sub> = MIN, V <sub>I</sub> <sub>L</sub> = 0.8 V, I <sub>OH</sub> = - 0.4 mA	2.4	3.4		2.4	3.4		V
V <sub>OL</sub>	V <sub>CC</sub> = MIN, V <sub>I</sub> <sub>H</sub> = 2 V, I <sub>OL</sub> = 16 mA		0.2	0.4		0.2	0.4	V
I <sub>I</sub>	V <sub>CC</sub> = MAX, V <sub>I</sub> = 5.5 V			1			1	mA
I <sub>IH</sub>	V <sub>CC</sub> = MAX, V <sub>I</sub> = 2.4 V			40			40	μA
I <sub>IL</sub>	V <sub>CC</sub> = MAX, V <sub>I</sub> = 0.4 V			- 1.6			- 1.6	mA
I <sub>OS</sub> <sup>§</sup>	V <sub>CC</sub> = MAX	- 20		- 55	- 18		- 55	mA
I <sub>CCH</sub>	V <sub>CC</sub> = MAX, V <sub>I</sub> = 0 V		4	8		4	8	mA
I <sub>CCL</sub>	V <sub>CC</sub> = MAX, See Note 2		5.1	9.5		5.1	9.5	mA

<sup>†</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

<sup>†</sup> All typical values are at  $V_{CC} = 5$  V,  $T_A = 25^\circ\text{C}$ .

§ Not more than one output should be shorted at a time.

NOTE 3: All inputs of one AND gate at 4.5 V, all others at GND.

switching characteristics,  $V_{CC} = 5$  V,  $T_A = 25^\circ\text{C}$  (see note 3)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$t_{PLH}$	Any	Y	$R_L = 400 \Omega$ , $C_L = 15 \text{ pF}$	13	22	ns	
$t_{PHI}$				8	15	ns	

NOTE 3: Load circuits and voltage waveforms are shown in Section 1.

## SN54LS54, SN74LS54 4-WIDE AND-OR-INVERT GATES

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, $V_{CC}$ (see Note 1)	7 V		
Input voltage	7 V		
Operating free-air temperature: SN54LS54	-55°C to 125°C		
SN74LS54	0°C to 70°C		

Storage temperature range ..... -65°C to 150°C

NOTE 1: Voltage values are with respect to network ground terminal.

### recommended operating conditions

	SN54LS54			SN74LS54			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
$V_{CC}$ Supply voltage	4.5	5	5.5	4.75	5	5.25	V
$V_{IH}$ High-level input voltage	2			2			V
$V_{IL}$ Low-level input voltage			0.7			0.8	V
$I_{OH}$ High-level output current			-0.4			-0.4	mA
$I_{OL}$ Low-level output current			4			8	mA
$T_A$ Operating free-air temperature	-55		125	0		70	°C

### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS <sup>†</sup>	SN54LS54			SN74LS54			UNIT
		MIN	TYP <sup>‡</sup>	MAX	MIN	TYP <sup>‡</sup>	MAX	
$V_{IK}$	$V_{CC} = \text{MIN}$ , $I_I = -18 \text{ mA}$			-1.5			-1.5	V
$V_{OH}$	$V_{CC} = \text{MIN}$ , $V_{IL} = \text{MAX}$ , $I_{OH} = -0.4 \text{ mA}$	2.5	3.4		2.7	3.4		V
$V_{OL}$	$V_{CC} = \text{MIN}$ , $V_{IH} = 2 \text{ V}$ , $I_{OL} = 4 \text{ mA}$		0.25	0.4	0.25	0.4		V
	$V_{CC} = \text{MIN}$ , $V_{IH} = 2 \text{ V}$ , $I_{OL} = 8 \text{ mA}$				0.35	0.5		
$I_I$	$V_{CC} = \text{MAX}$ , $V_I = 7 \text{ V}$			0.1			0.1	mA
$I_{IH}$	$V_{CC} = \text{MAX}$ , $V_I = 2.7 \text{ V}$			20			20	μA
$I_{IL}$	$V_{CC} = \text{MAX}$ , $V_I = 0.4 \text{ V}$			-0.4			-0.4	mA
$I_{OS\$}$	$V_{CC} = \text{MAX}$	-20		-100	-20		-100	mA
$I_{CCH}$	$V_{CC} = \text{MAX}$ , $V_I = 0 \text{ V}$		0.8	1.6	0.8	1.6		mA
$I_{CCL}$	$V_{CC} = \text{MAX}$ , See Note 2		1	2	1	2		mA

<sup>†</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

<sup>‡</sup> All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^\circ\text{C}$ .

<sup>§</sup> Not more than one output should be shorted at a time, and the duration of the short-circuit should not exceed one second.

NOTE 2: All inputs of one AND gate at 4.5 V, all others at GND.

### switching characteristics, $V_{CC} = 5 \text{ V}$ , $T_A = 25^\circ\text{C}$ (see note 3)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$t_{PLH}$	Any	Y	$R_L = 2 \text{ k}\Omega$ , $C_L = 15 \text{ pF}$	12	20		ns
				12.5	20		ns

NOTE 3: Load circuits and voltage waveforms are shown in Section 1.

**PACKAGING INFORMATION**

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp <sup>(3)</sup>
SN5454J	ACTIVE	CDIP	J	14	1	TBD	A42	N / A for Pkg Type
SN54LS54J	ACTIVE	CDIP	J	14	1	TBD	A42	N / A for Pkg Type
SN54LS54J	ACTIVE	CDIP	J	14	1	TBD	A42	N / A for Pkg Type
SN7454N	OBsolete	PDIP	N	14		TBD	Call TI	Call TI
SN7454N	OBsolete	PDIP	N	14		TBD	Call TI	Call TI
SN74LS54D	OBsolete	SOIC	D	14		TBD	Call TI	Call TI
SN74LS54D	OBsolete	SOIC	D	14		TBD	Call TI	Call TI
SN74LS54DR	OBsolete	SOIC	D	14		TBD	Call TI	Call TI
SN74LS54DR	OBsolete	SOIC	D	14		TBD	Call TI	Call TI
SN74LS54J	OBsolete	CDIP	J	14		TBD	Call TI	Call TI
SN74LS54J	OBsolete	CDIP	J	14		TBD	Call TI	Call TI
SN74LS54N	OBsolete	PDIP	N	14		TBD	Call TI	Call TI
SN74LS54N	OBsolete	PDIP	N	14		TBD	Call TI	Call TI
SNJ5454J	ACTIVE	CDIP	J	14	1	TBD	A42	N / A for Pkg Type
SNJ5454J	ACTIVE	CDIP	J	14	1	TBD	A42	N / A for Pkg Type
SNJ5454W	ACTIVE	CFP	W	14	1	TBD	A42	N / A for Pkg Type
SNJ5454W	ACTIVE	CFP	W	14	1	TBD	A42	N / A for Pkg Type
SNJ54LS54FK	OBsolete			20		TBD	Call TI	Call TI
SNJ54LS54FK	OBsolete			20		TBD	Call TI	Call TI
SNJ54LS54J	ACTIVE	CDIP	J	14	1	TBD	A42	N / A for Pkg Type
SNJ54LS54J	ACTIVE	CDIP	J	14	1	TBD	A42	N / A for Pkg Type
SNJ54LS54W	ACTIVE	CFP	W	14	1	TBD	A42	N / A for Pkg Type
SNJ54LS54W	ACTIVE	CFP	W	14	1	TBD	A42	N / A for Pkg Type

<sup>(1)</sup> The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBsolete:** TI has discontinued the production of the device.

<sup>(2)</sup> Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check <http://www.ti.com/productcontent> for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

**Green (RoHS & no Sb/Br):** TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the

---


accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


J (R-GDIP-T\*\*)

14 LEADS SHOWN

CERAMIC DUAL IN-LINE PACKAGE



PINS ** DIM	14	16	18	20
A	0.300 (7,62) BSC	0.300 (7,62) BSC	0.300 (7,62) BSC	0.300 (7,62) BSC
B MAX	0.785 (19,94)	.840 (21,34)	0.960 (24,38)	1.060 (26,92)
B MIN	—	—	—	—
C MAX	0.300 (7,62)	0.300 (7,62)	0.310 (7,87)	0.300 (7,62)
C MIN	0.245 (6,22)	0.245 (6,22)	0.220 (5,59)	0.245 (6,22)




4040083/F 03/03

NOTES: A. All linear dimensions are in inches (millimeters).  
B. This drawing is subject to change without notice.  
C. This package is hermetically sealed with a ceramic lid using glass frit.  
D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.  
E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.


D (R-PDSO-G14)

PLASTIC SMALL-OUTLINE PACKAGE



W (R-GDFP-F14)

CERAMIC DUAL FLATPACK




NOTES:

- All linear dimensions are in inches (millimeters).
- This drawing is subject to change without notice.
- This package can be hermetically sealed with a ceramic lid using glass frit.
- Index point is provided on cap for terminal identification only.
- Falls within MIL-STD 1835 GDFP1-F14 and JEDEC MO-092AB

## N (R-PDIP-T\*\*)

16 PINS SHOWN

## PLASTIC DUAL-IN-LINE PACKAGE



**PACKAGING INFORMATION**

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp <sup>(3)</sup>
SN5454J	ACTIVE	CDIP	J	14	1	TBD	A42	N / A for Pkg Type
SN54LS54J	ACTIVE	CDIP	J	14	1	TBD	A42	N / A for Pkg Type
SN54LS54J	ACTIVE	CDIP	J	14	1	TBD	A42	N / A for Pkg Type
SN7454N	OBsolete	PDIP	N	14		TBD	Call TI	Call TI
SN7454N	OBsolete	PDIP	N	14		TBD	Call TI	Call TI
SN74LS54D	OBsolete	SOIC	D	14		TBD	Call TI	Call TI
SN74LS54D	OBsolete	SOIC	D	14		TBD	Call TI	Call TI
SN74LS54DR	OBsolete	SOIC	D	14		TBD	Call TI	Call TI
SN74LS54DR	OBsolete	SOIC	D	14		TBD	Call TI	Call TI
SN74LS54J	OBsolete	CDIP	J	14		TBD	Call TI	Call TI
SN74LS54J	OBsolete	CDIP	J	14		TBD	Call TI	Call TI
SN74LS54N	OBsolete	PDIP	N	14		TBD	Call TI	Call TI
SN74LS54N	OBsolete	PDIP	N	14		TBD	Call TI	Call TI
SNJ5454J	ACTIVE	CDIP	J	14	1	TBD	A42	N / A for Pkg Type
SNJ5454J	ACTIVE	CDIP	J	14	1	TBD	A42	N / A for Pkg Type
SNJ5454W	ACTIVE	CFP	W	14	1	TBD	A42	N / A for Pkg Type
SNJ5454W	ACTIVE	CFP	W	14	1	TBD	A42	N / A for Pkg Type
SNJ54LS54FK	OBsolete			20		TBD	Call TI	Call TI
SNJ54LS54FK	OBsolete			20		TBD	Call TI	Call TI
SNJ54LS54J	ACTIVE	CDIP	J	14	1	TBD	A42	N / A for Pkg Type
SNJ54LS54J	ACTIVE	CDIP	J	14	1	TBD	A42	N / A for Pkg Type
SNJ54LS54W	ACTIVE	CFP	W	14	1	TBD	A42	N / A for Pkg Type
SNJ54LS54W	ACTIVE	CFP	W	14	1	TBD	A42	N / A for Pkg Type

<sup>(1)</sup> The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBsolete:** TI has discontinued the production of the device.

<sup>(2)</sup> Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check <http://www.ti.com/productcontent> for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

**Green (RoHS & no Sb/Br):** TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the

---


accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


J (R-GDIP-T\*\*)

14 LEADS SHOWN

CERAMIC DUAL IN-LINE PACKAGE



PINS ** DIM	14	16	18	20
A	0.300 (7,62) BSC	0.300 (7,62) BSC	0.300 (7,62) BSC	0.300 (7,62) BSC
B MAX	0.785 (19,94)	.840 (21,34)	0.960 (24,38)	1.060 (26,92)
B MIN	—	—	—	—
C MAX	0.300 (7,62)	0.300 (7,62)	0.310 (7,87)	0.300 (7,62)
C MIN	0.245 (6,22)	0.245 (6,22)	0.220 (5,59)	0.245 (6,22)




4040083/F 03/03

NOTES: A. All linear dimensions are in inches (millimeters).  
B. This drawing is subject to change without notice.  
C. This package is hermetically sealed with a ceramic lid using glass frit.  
D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.  
E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

D (R-PDSO-G14)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.


C. Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 (0,15) per end.

D. Body width does not include interlead flash. Interlead flash shall not exceed .017 (0,43) per side.

E. Reference JEDEC MS-012 variation AB.

W (R-GDFP-F14)

CERAMIC DUAL FLATPACK




NOTES:

- All linear dimensions are in inches (millimeters).
- This drawing is subject to change without notice.
- This package can be hermetically sealed with a ceramic lid using glass frit.
- Index point is provided on cap for terminal identification only.
- Falls within MIL-STD 1835 GDFP1-F14 and JEDEC MO-092AB

## N (R-PDIP-T\*\*)

16 PINS SHOWN

## PLASTIC DUAL-IN-LINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).  
 B. This drawing is subject to change without notice.

△ Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).

△ The 20 pin end lead shoulder width is a vendor option, either half or full width.

## IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products	Applications
Amplifiers <a href="http://amplifier.ti.com">amplifier.ti.com</a>	Audio <a href="http://www.ti.com/audio">www.ti.com/audio</a>
Data Converters <a href="http://dataconverter.ti.com">dataconverter.ti.com</a>	Automotive <a href="http://www.ti.com/automotive">www.ti.com/automotive</a>
DLP® Products <a href="http://www.dlp.com">www.dlp.com</a>	Communications and Telecom <a href="http://www.ti.com/communications">www.ti.com/communications</a>
DSP <a href="http://dsp.ti.com">dsp.ti.com</a>	Computers and Peripherals <a href="http://www.ti.com/computers">www.ti.com/computers</a>
Clocks and Timers <a href="http://www.ti.com/clocks">www.ti.com/clocks</a>	Consumer Electronics <a href="http://www.ti.com/consumer-apps">www.ti.com/consumer-apps</a>
Interface <a href="http://interface.ti.com">interface.ti.com</a>	Energy <a href="http://www.ti.com/energy">www.ti.com/energy</a>
Logic <a href="http://logic.ti.com">logic.ti.com</a>	Industrial <a href="http://www.ti.com/industrial">www.ti.com/industrial</a>
Power Mgmt <a href="http://power.ti.com">power.ti.com</a>	Medical <a href="http://www.ti.com/medical">www.ti.com/medical</a>
Microcontrollers <a href="http://microcontroller.ti.com">microcontroller.ti.com</a>	Security <a href="http://www.ti.com/security">www.ti.com/security</a>
RFID <a href="http://www.ti-rfid.com">www.ti-rfid.com</a>	Space, Avionics & Defense <a href="http://www.ti.com/space-avionics-defense">www.ti.com/space-avionics-defense</a>
RF/IF and ZigBee® Solutions <a href="http://www.ti.com/lprf">www.ti.com/lprf</a>	Video and Imaging <a href="http://www.ti.com/video">www.ti.com/video</a>
	Wireless <a href="http://www.ti.com/wireless-apps">www.ti.com/wireless-apps</a>