INTEGRATED CIRCUITS

DATA SHEET

74F1240Octal inverter buffer (3-State)

Product specification Supercedes data of 1999 Jan 08 IC15 Data Handbook





Octal inverter buffer (3-State)

74F1240

FEATURES

- High impedance NPN base inputs for reduced loading (20μA in High and Low states)
- Low power, light loading
- Functional pin-for-pin equivalent of 74F240
- 1/30th the bus loading of 74F240
- Provides ideal interface and increase fan-out of MOS microprocessors
- Octal bus interface
- 3-State buffer outputs sink 64mA
- 15mA source current

TYPE	TYPICAL PROPAGATION DELAY	TYPICAL SUPPLY CURRENT (TOTAL)
74F1240	3.5ns	40mA

ORDERING INFORMATION

DESCRIPTION	COMMERCIAL RANGE V_{CC} = 5V $\pm 10\%$, T_{amb} = 0°C to +70°C	DRAWING NUMBER		
20-pin plastic DIP	N74F1240N	SOT146-1		
20-pin plastic SOL	N74F1240D	SOT163-1		

DESCRIPTION

The 74F1240 is an octal buffer that is ideal for driving bus lines or buffer memory address registers. The outputs are capable of sinking 64mA and sourcing up to 15mA, producing very good capacitive drive characteristics. The device features two Output Enables, $\overline{\text{OE}}$ a and $\overline{\text{OE}}$ b, each controlling four of the 3-State outputs.

INPUT AND OUTPUT LOADING AND FAN OUT TABLE


PINS	DESCRIPTION	74F (U.L.) HIGH/LOW	LOAD VALUE HIGH/LOW
lan, Ibn	Data inputs	1.0/0.033	20μΑ/20μΑ
ŌĒa, ŌĒb	Output enable inputs (active Low)	1.0/0.033	20μΑ/20μΑ
₹an, ₹bn	Data outputs (74F1240)	750/106.7	15mA/64mA

NOTE: One (1.0) FAST unit load is defined as: 20μA in the High state and 0.6mA in the Low state.


Octal inverter buffer (3-State)

74F1240


PIN CONFIGURATION



LOGIC SYMBOL



IEC/IEEE SYMBOL




FUNCTION TABLE

	INP	OUTPUTS				
OE a	la	la <u>OE</u> b		₹a	₹b	
L	L L		L	Н	Н	
L	Н	L	Н	L	L	
Н	Х	Н	Х	Z	Z	

H = High voltage level L = Low voltage level

X = Don't care Z = High impedance "off" state

LOGIC DIAGRAM



Octal inverter buffer (3-State)

74F1240

ABSOLUTE MAXIMUM RATINGS

(Operation beyond the limit set forth in this table may impair the useful life of the device. Unless otherwise noted these limits are over the operating free-air temperature range.)

SYMBOL	PARAMETER	RATING	UNIT
V _{CC}	Supply voltage	-0.5 to +7.0	V
V _{IN}	Input voltage	−0.5 to +7.0	V
I _{IN}	Input current	−30 to +5	mA
V _{OUT}	Voltage applied to output in High output state	−0.5 to V _{CC}	V
I _{OUT}	Current applied to output in Low output state	128	mA
T _{amb}	Operating free-air temperature range	0 to +70	°C
T _{stg}	Storage temperature range	-65 to +150	°C

RECOMMENDED OPERATING CONDITIONS

SYMBOL	DADAMETED		UNIT		
	PARAMETER	MIN	NOM	MAX	UNIT
V _{CC}	Supply voltage	4.5	5.0	5.5	V
V _{IH}	High-level input voltage	2.0			V
V _{IL}	Low-level input voltage			0.8	V
I _{IK}	Input clamp current			-18	mA
I _{OH}	High-level output current			-15	mA
I _{OL}	Low-level output current			64	mA
T _{amb}	Operating free-air temperature range	0		+70	°C

Octal inverter buffer (3-State)

74F1240

DC ELECTRICAL CHARACTERISTICS

(Over recommended operating free-air temperature range unless otherwise noted.)

CVMDOL	DADAMETED		ST CONDITION	C1		LIMITS		UNIT		
SYMBOL	PARAMETER	'5	MIN	TYP ²	MAX	ONII				
				1 - 2m/	±10% V _{CC}	2.4			V	
V	High level output voltege		$V_{CC} = MIN$ $V_{IL} = MAX$	$I_{OH} = -3mA$	±5% V _{CC}	2.7	3.3		V	
V _{OH}	High-level output voltage		$V_{IH} = MIN$	I _{OH} = -15mA	±10% V _{CC}	2.0			V	
				10H = -13111A	±5% V _{CC}	2.0			V	
	Laveland automitualita		$V_{CC} = MIN$	$I_{OL} = 48mA$	±10% V _{CC}		0.38	0.55	V	
V _{OL}	Low-level output voltage	el output voltage		evel output voltage $ \begin{array}{c c} V_{IL} = MAX \\ V_{IH} = MIN \end{array} \begin{array}{c c} I_{OL} = 64mA \end{array} $		±5% V _{CC}		0.42	0.55	V
V _{IK}	Input clamp voltage		$V_{CC} = MIN, I_I = I_{IK}$				-0.73	-1.2	V	
I _I	Input current at maximum input volta	ge	$V_{CC} = 0.0V, V_I = 7.0V$					100	μΑ	
I _{IH}	High-level input current		$V_{CC} = MAX, V_I = 2.7V$					20	μΑ	
I _{IL}	Low-level input current		$V_{CC} = MAX, V_I = 0.5V$					-20	μΑ	
I _{OZH}	Off-state output current, High-level voltage applied		$V_{CC} = MAX, V_O = 2.7V$				50	μΑ		
I _{OZL}	Off-state output current, Low-level voltage applied		$V_{CC} = MAX, V_O = 0.5V$					-50	μА	
Ios	Short-circuit output current ³		V _{CC} = MAX			-100		-225	mA	
		I _{CCH}		<u> </u>			22	30	mA	
Icc	Supply current (total) I _{CCL}		$V_{CC} = MAX$				58	75	mA	
		I _{CCZ}					44	58	mA	

NOTES:

AC ELECTRICAL CHARACTERISTICS

SYMBOL	PARAMETER	TEST CONDITION	$T_{amb} = +25^{\circ}C$ $V_{CC} = +5.0V$ $C_{L} = 50pF, R_{L} = 500\Omega$			T _{amb} = 0°0 V _{CC} = +5 C _L = 50pF,	UNIT	
			MIN	TYP	MAX	MIN	MAX	
t _{PLH} t _{PHL}	Propagation delay lan, lbn, to \overline{Y} n	Waveform 1	3.0 1.5	4.5 2.5	6.5 4.5	2.5 1.5	7.5 5.0	ns ns
t _{PZH} t _{PZL}	Output Enable time to High or Low level	Waveform 3 Waveform 4	3.0 4.0	5.5 7.0	7.5 9.0	3.0 4.0	8.0 9.5	ns ns
t _{PHZ} t _{PLZ}	Output Disable time to High or Low level	Waveform 3 Waveform 4	2.0 2.0	4.0 4.0	6.0 5.5	2.0 2.0	6.5 6.0	ns ns


For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.
 All typical values are at V_{CC} = 5V, T_{amb} = 25°C.
 Not more than one output should be shorted at a time. For testing I_{OS}, the use of high-speed test apparatus and/or sample-and-hold techniques are preferable in order to minimize internal heating and more accurately reflect operational values. Otherwise, prolonged shorting of a High output may raise the chip temperature well above normal and thereby cause invalid readings in other parameter tests. In any sequence of parameter tests, IOS tests should be performed last.

Octal inverter buffer (3-State)


74F1240

AC WAVEFORMS


For all waveforms, $V_M = 1.5V$.




Waveform 1. For Inverting Outputs



Waveform 2. For Non-inverting Outputs




Waveform 3. 3-State Output Enable Time to High Level and Output Disable Time from High Level



Waveform 4. 3-State Output Enable Time to Low Level and Output Disable Time from Low Level

TEST CIRCUIT AND WAVEFORMS



TEST	SWITCH
t_{PLZ}	closed
t_{PZL}	closed
All other	open

DEFINITIONS:

 R_1 = Load resistor;

see AC electrical characteristics for value.

C_L = Load capacitance includes jig and probe capacitance; see AC electrical characteristics for value.

 $R_T = \mbox{Termination resistance should be equal to Z_{OUT} of pulse generators.}$

family	INP	INPUT PULSE REQUIREMENTS								
family	amplitude	V _M	rep. rate	t _w	t _{TLH}	t _{THL}				
74F	3.0V	1.5V	1MHz	500ns	2.5ns	2.5ns				


SF00128

Octal inverter buffer (3-State)

74F1240

DIP20: plastic dual in-line package; 20 leads (300 mil)

SOT146-1



DIMENSIONS (inch dimensions are derived from the original mm dimensions)

UNIT	A max.	A ₁ min.	A ₂ max.	b	b ₁	С	D ⁽¹⁾	E ⁽¹⁾	е	e ₁	L	ME	M _H	w	Z ⁽¹⁾ max.
mm	4.2	0.51	3.2	1.73 1.30	0.53 0.38	0.36 0.23	26.92 26.54	6.40 6.22	2.54	7.62	3.60 3.05	8.25 7.80	10.0 8.3	0.254	2.0
inches	0.17	0.020	0.13	0.068 0.051	0.021 0.015	0.014 0.009	1.060 1.045	0.25 0.24	0.10	0.30	0.14 0.12	0.32 0.31	0.39 0.33	0.01	0.078

Note

1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.

_	OUTLINE		REFER	EUROPEAN	ISSUE DATE		
	VERSION	IEC	JEDEC	EIAJ	PROJECTION	1550E DATE	
	SOT146-1			SC603		92-11-17 95-05-24	


2000 Jun 30 7

Octal inverter buffer (3-State)

74F1240

SO20: plastic small outline package; 20 leads; body width 7.5 mm

SOT163-1



DIMENSIONS (inch dimensions are derived from the original mm dimensions)

UNIT	A max.	A ₁	A ₂	A ₃	Ьp	С	D ⁽¹⁾	E ⁽¹⁾	е	HE	L	Lp	Q	v	w	у	z ⁽¹⁾	θ
mm	2.65	0.30 0.10	2.45 2.25	0.25	0.49 0.36	0.32 0.23	13.0 12.6	7.6 7.4	1.27	10.65 10.00	1.4	1.1 0.4	1.1 1.0	0.25	0.25	0.1	0.9 0.4	8°
inches	0.10	0.012 0.004	0.096 0.089	0.01	0.019 0.014	0.013 0.009	0.51 0.49	0.30 0.29	0.050	0.419 0.394	0.055	0.043 0.016	0.043 0.039	0.01	0.01	0.004	0.035 0.016	0°

Note

1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.

OUTLINE		REFER	EUROPEAN	ISSUE DATE		
VERSION	IEC	JEDEC	EIAJ		PROJECTION	ISSUE DATE
SOT163-1	075E04	MS-013AC				-95-01-24 97-05-22

Octal inverter buffer (3-State)

74F1240

NOTES

Octal inverter buffer (3-State)

74F1240

Data sheet status

Data sheet status	Product status	Definition [1]
Objective specification	Development	This data sheet contains the design target or goal specifications for product development. Specification may change in any manner without notice.
Preliminary specification	Qualification	This data sheet contains preliminary data, and supplementary data will be published at a later date. Philips Semiconductors reserves the right to make changes at any time without notice in order to improve design and supply the best possible product.
Product specification	Production	This data sheet contains final specifications. Philips Semiconductors reserves the right to make changes at any time without notice in order to improve design and supply the best possible product.

^[1] Please consult the most recently issued datasheet before initiating or completing a design.

Definitions

Short-form specification — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

Limiting values definition — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

Application information — Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Disclaimers

Life support — These products are not designed for use in life support appliances, devices or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

Right to make changes — Philips Semiconductors reserves the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

Philips Semiconductors 811 East Arques Avenue P.O. Box 3409 Sunnyvale, California 94088–3409 Telephone 800-234-7381 © Copyright Philips Electronics North America Corporation 2000 All rights reserved. Printed in U.S.A.

Date of release: 06-00

Document order number: 9397-750 07279

Let's make things better.

Philips Semiconductors



