



# Automotive PSoC<sup>®</sup> Programmable System-on-Chip™

### **Features**

- Automotive Electronics Council (AEC) Q100 qualified
- Powerful Harvard-architecture processor
  - □ M8C processor speeds up to 24 MHz
  - □ Two 8 × 8 multiply, 32-bit accumulate
  - Low power at high speed
  - □ Operating voltage: 3.0 V to 5.25 V
  - □ Automotive temperature range: -40 °C to +85 °C
- Advanced peripherals (PSoC<sup>®</sup> blocks)
  - ☐ 12 rail-to-rail analog PSoC blocks provide:
    - Up to 14-bit analog-to-digital converters (ADCs)
    - Up to 9-bit digital-to-analog converters (DACs)
    - Programmable gain amplifiers (PGAs)
    - · Programmable filters and comparators
  - □ 16 digital PSoC blocks provide:
    - 8- to 32-bit timers, counters, and pulse width modulators (PWMs)
    - Cyclic redundancy check (CRC) and pseudo-random sequence (PRS) modules
    - · Full- or half-duplex UART
    - · SPI master or slave
    - Connectable to all general purpose I/O (GPIO) pins
  - □ Complex peripherals by combining blocks
- Precision, programmable clocking
  - □ Internal ±5% 24- and 48-MHz oscillator
  - □ High accuracy 24 MHz with optional 32.768 kHz crystal and phase-locked loop (PLL)
  - Optional external oscillator, up to 24 MHz
  - □ Internal low-speed, low-power oscillator for watchdog and sleep functionality
- Flexible on-chip memory
  - □ 32 KB flash program storage, 1000 erase/write cycles
  - □ 2 KB SRAM data storage
  - □ In-system serial programming (ISSP)
  - □ Partial flash updates
  - ☐ Flexible protection modes
  - □ EEPROM emulation in flash
- Programmable pin configurations
  - □ 25 mA sink. 10 mA drive on all GPIOs.
  - □ Pull-up, pull-down, high Z, strong, or open drain drive modes on all GPIOs
  - Up to 12 analog inputs on GPIOs<sup>[1]</sup>
  - □ Four 30 mA analog outputs on GPIOs
  - □ Configurable interrupt on all GPIOs


#### ■ Additional system resources

- □ Inter-Integrated Circuit (I<sup>2</sup>C<sup>TM</sup>) slave, master, or multimaster operation up to 400 kHz
- Watchdog and sleep timers
- □ User-configurable low-voltage detection (LVD)
- □ Integrated supervisory circuit
- □ On-chip precision voltage reference

#### ■ Complete development tools

- □ Free development software (PSoC Designer™)
- □ Full featured, in-circuit emulator (ICE) and programmer
- □ Full-speed emulation
- □ Complex breakpoint structure
- □ 128 KB trace memory

# **Logic Block Diagram**



### Note

**Cypress Semiconductor Corporation**Document Number: 001-12899 Rev. \*I



# **Contents**

| PSoC Functional Overview          | 3  |
|-----------------------------------|----|
| The Digital System                | 3  |
| The Analog System                 |    |
| Additional System Resources       | 5  |
| PSoC Device Characteristics       | 5  |
| Getting Started                   | 6  |
| Application Notes                 | 6  |
| Development Kits                  | 6  |
| Training                          |    |
| CYPros Consultants                | 6  |
| Solutions Library                 | 6  |
| Technical Support                 |    |
| Development Tools                 | 7  |
| PSoC Designer Software Subsystems |    |
| Designing with PSoC Designer      |    |
| Select User Modules               |    |
| Configure User Modules            | 8  |
| Organize and Connect              |    |
| Generate, Verify, and Debug       |    |
| Pinouts                           |    |
| 28-Pin Part Pinout                |    |
| 48-Pin Part Pinout                |    |
| Registers                         |    |
| Register Conventions              |    |
| Register Mapping Tables           |    |
| Electrical Specifications         |    |
| Absolute Maximum Ratings          | 15 |

| Operating remperature                   | 15 |
|---|----|
| DC Electrical Characteristics           | 16 |
| AC Electrical Characteristics           | 30 |
| Packaging Information                   | 40 |
| Thermal Impedances                      | 41 |
| Capacitance on Crystal Pins             | 41 |
| Solder Reflow Specifications            | 41 |
| Tape and Reel Information               |    |
| Development Tool Selection              |    |
| Software                                |    |
| Development Kits                        | 44 |
| Evaluation Tools                        |    |
| Device Programmers                      | 45 |
| Accessories (Emulation and Programming) | 45 |
| Ordering Information                    |    |
| Ordering Code Definitions               |    |
| Reference Information                   | 47 |
| Acronyms                                | 47 |
| Reference Documents                     |    |
| Document Conventions                    | 48 |
| Glossary                                |    |
| Document History Page                   |    |
| Sales, Solutions, and Legal Information |    |
| Worldwide Sales and Design Support      |    |



### **PSoC Functional Overview**

The PSoC programmable system-on-chip family consists of many devices with On-Chip Controllers. These devices are designed to replace multiple traditional microcontroller unit (MCU)-based system components with one, low cost single-chip programmable device. PSoC devices include configurable blocks of analog and digital logic, as well as programmable interconnects. This architecture enables the user to create customized peripheral configurations that match the requirements of each individual application. Additionally, a fast central processing unit (CPU), flash program memory, SRAM data memory, and configurable I/O are included in a range of convenient pinouts and packages.

The PSoC architecture, as illustrated in the Logic Block Diagram on page 1, is comprised of four main areas: PSoC core, digital system, analog system, and system resources. Configurable global buses allow all the device resources to be combined into a complete custom system. The automotive PSoC CY8C29x66 family can have up to three I/O ports that connect to the global digital and analog interconnects, providing access to 16 digital blocks and 12 analog blocks.

The PSoC core is a powerful engine that supports a rich feature set. The core includes a CPU, memory, clocks, and configurable GPIOs.

The M8C CPU core is a powerful processor with speeds up to 24 MHz, providing a four million instructions per second (MIPS), 8-bit Harvard-architecture microprocessor. The CPU uses an interrupt controller with 25 vectors, to simplify programming of real time embedded events. Program execution is timed and protected using the included sleep timer and watchdog timer (WDT).

Memory includes 32 KB of flash for program storage and 2 KB of SRAM for data storage. Program flash uses four protection levels on blocks of 64 bytes, allowing customized software intellectual property (IP) protection.

The PSoC device incorporates flexible internal clock generators, including a 24-MHz internal main oscillator (IMO) accurate to ±5% over temperature and voltage. A low power 32-kHz internal low-speed oscillator (ILO) is provided for the sleep timer and WDT. If crystal accuracy is desired, the 32.768-kHz external crystal oscillator (ECO) is available for use as a real time clock (RTC) and can optionally generate a crystal-accurate 24-MHz system clock using a PLL. The clocks, together with programmable clock dividers (as a system resource), provide the flexibility to integrate almost any timing requirement into the PSoC device.

PSoC GPIOs provide connection to the CPU, digital resources, and analog resources of the device. Each pin's drive mode may be selected from eight options, allowing great flexibility in external interfacing. Every pin also has the capability to generate a system interrupt.

### The Digital System


The digital system is composed of 16 digital PSoC blocks. Each block is an 8-bit resource that can be used alone or combined with other blocks to form 8-, 16-, 24-, and 32-bit peripherals, which are called user modules. Digital peripheral configurations include those listed here.

- PWMs (8- to 32-bit)
- PWMs with deadband (8- to 24-bit)
- Counters (8- to 32-bit)
- Timers (8- to 32-bit)
- Full- or half-duplex 8-bit UART with selectable parity
- SPI master and slave
- I<sup>2</sup>C master, slave, or multimaster (implemented in a dedicated I<sup>2</sup>C block)
- Cyclic redundancy checker/generator (16-bit)
- Infrared Data Association (IrDA)
- PRS generators (8- to 32-bit)

The digital blocks can be connected to any GPIO through a series of global buses that can route any signal to any pin. The buses also allow for signal multiplexing and for performing logic operations. This configurability frees your designs from the constraints of a fixed peripheral controller.

Digital blocks are provided in rows of four, where the number of blocks varies by PSoC device family. This allows the optimum choice of system resources for your application. Family resources are shown in Table 1 on page 5.

Figure 1. Digital System Block Diagram





### The Analog System


The analog system is composed of 12 configurable blocks, each comprised of an opamp circuit allowing the creation of complex analog signal flows. Analog peripherals are very flexible and can be customized to support specific application requirements. Some of the common PSoC analog functions for this device (most available as user modules) are as follows:

- ADCs (up to four, with 6- to 14-bit resolution, selectable as incremental, delta-sigma, or successive approximation register (SAR))
- Filters (two- and four-pole band pass, low pass, and notch)
- Amplifiers (up to four, with selectable gain up to 48x)
- Instrumentation amplifiers (up to two, with selectable gain up to 93x)
- Comparators (up to four, with 16 selectable thresholds)
- DACs (up to four, with 6- to 9-bit resolution)
- Multiplying DACs (up to four, with 6- to 9-bit resolution)
- High current output drivers (four with 30-mA drive)
- 1.3-V reference (as a system resource)
- DTMF Dialer
- Modulators
- Correlators

■ Peak Detectors

- Many other topologies possible
- Analog blocks are provided in columns of three, which includes one continuous time (CT) and two switched capacitor (SC) blocks, as shown in Figure 2.

Figure 2. Analog System Block Diagram





### **Additional System Resources**

System resources, some of which have been previously listed, provide additional capability useful for complete systems. Additional resources include a multiplier, decimator, LVD, and power-on reset (POR). Brief statements describing the merits of each system resource are given below:

- Digital clock dividers provide three customizable clock frequencies for use in applications. The clocks can be routed to both the digital and analog systems. Additional clocks can be generated using digital PSoC blocks as clock dividers.
- Two multiply accumulates (MACs) provide fast 8-bit multiplier with 32-bit accumulate to assist in both general math as well as digital filters.

- The decimator provides a custom hardware filter for digital signal processing applications including the creation of delta-sigma ADCs.
- The I<sup>2</sup>C module provides 0 to 400 kHz communication over two wires. Slave, master, and multimaster modes are all supported.
- LVD interrupts can signal the application of falling voltage levels, while the advanced POR circuit eliminates the need for a system supervisor.
- An internal 1.3-V voltage reference provides an absolute reference for the analog system, including ADCs and DACs.

#### **PSoC Device Characteristics**

Depending on your PSoC device characteristics, the digital and analog systems can have a varying number of digital and analog blocks. The following table lists the resources available for specific PSoC device groups. The PSoC device covered by this data sheet is highlighted in Table 1.

Table 1. PSoC Device Characteristics

| PSoC Part<br>Number       | Digital<br>I/O | Digital<br>Rows | Digital<br>Blocks | Analog<br>Inputs | Analog<br>Outputs | Analog<br>Columns | Analog<br>Blocks               | SRAM<br>Size | Flash<br>Size |
|---------------------------|----------------|-----------------|-------------------|------------------|-------------------|-------------------|--------------------------------|--------------|---------------|
| CY8C29x66 <sup>[2]</sup>  | up to 64       | 4               | 16                | up to 12         | 4                 | 4                 | 12                             | 2 K          | 32 K          |
| CY8C28xxx                 | up to 44       | up to 3         | up to 12          | up to 44         | up to 4           | up to 6           | up to<br>12 + 4 <sup>[3]</sup> | 1 K          | 16 K          |
| CY8C27x43                 | up to 44       | 2               | 8                 | up to 12         | 4                 | 4                 | 12                             | 256          | 16 K          |
| CY8C24x94 <sup>[2]</sup>  | up to 56       | 1               | 4                 | up to 48         | 2                 | 2                 | 6                              | 1 K          | 16 K          |
| CY8C24x23A <sup>[2]</sup> | up to 24       | 1               | 4                 | up to 12         | 2                 | 2                 | 6                              | 256          | 4 K           |
| CY8C23x33                 | up to 26       | 1               | 4                 | up to 12         | 2                 | 2                 | 4                              | 256          | 8 K           |
| CY8C22x45 <sup>[2]</sup>  | up to 38       | 2               | 8                 | up to 38         | 0                 | 4                 | 6 <sup>[3]</sup>               | 1 K          | 16 K          |
| CY8C21x45 <sup>[2]</sup>  | up to 24       | 1               | 4                 | up to 24         | 0                 | 4                 | 6 <sup>[3]</sup>               | 512          | 8 K           |
| CY8C21x34 <sup>[2]</sup>  | up to 28       | 1               | 4                 | up to 28         | 0                 | 2                 | 4 <sup>[3]</sup>               | 512          | 8 K           |
| CY8C21x23                 | up to 16       | 1               | 4                 | up to 8          | 0                 | 2                 | 4 <sup>[3]</sup>               | 256          | 4 K           |
| CY8C20x34 <sup>[2]</sup>  | up to 28       | 0               | 0                 | up to 28         | 0                 | 0                 | 3 <sup>[3,4]</sup>             | 512          | 8 K           |
| CY8C20xx6                 | up to 36       | 0               | 0                 | up to 36         | 0                 | 0                 | 3 <sup>[3,4]</sup>             | up to 2 K    | up to 32 K    |

- 2. Automotive qualified devices available in this group.
- Limited analog functionality.
- 4. Two analog blocks and one CapSense® block.



# Getting Started

For in depth information, along with detailed programming details, see the  $PSoC^{\otimes}$  Technical Reference Manual.

For up-to-date ordering, packaging, and electrical specification information, see the latest PSoC device datasheets on the web.

### **Application Notes**

Cypress application notes are an excellent introduction to the wide variety of possible PSoC designs.

### **Development Kits**

PSoC Development Kits are available online from and through a growing number of regional and global distributors, which include Arrow, Avnet, Digi-Key, Farnell, Future Electronics, and Newark.

#### **Training**

Free PSoC technical training (on demand, webinars, and workshops), which is available online via www.cypress.com, covers a wide variety of topics and skill levels to assist you in your designs.

#### **CYPros Consultants**

Certified PSoC consultants offer everything from technical assistance to completed PSoC designs. To contact or become a PSoC consultant go to the CYPros Consultants web site.

### **Solutions Library**

Visit our growing library of solution focused designs. Here you can find various application designs that include firmware and hardware design files that enable you to complete your designs quickly.

### **Technical Support**

Technical support – including a searchable Knowledge Base articles and technical forums – is also available online. If you cannot find an answer to your question, call our Technical Support hotline at 1-800-541-4736.



# **Development Tools**

PSoC Designer™ is the revolutionary Integrated Design Environment (IDE) that you can use to customize PSoC to meet your specific application requirements. PSoC Designer software accelerates system design and time to market. Develop your applications using a library of precharacterized analog and digital peripherals (called user modules) in a drag-and-drop design environment. Then, customize your design by leveraging the dynamically generated application programming interface (API) libraries of code. Finally, debug and test your designs with the integrated debug environment, including in-circuit emulation and standard software debug features. PSoC Designer includes:

- Application editor graphical user interface (GUI) for device and user module configuration and dynamic reconfiguration
- Extensive user module catalog
- Integrated source-code editor (C and assembly)
- Free C compiler with no size restrictions or time limits
- Built-in debugger
- In-circuit emulation
- Built-in support for communication interfaces:
  - ☐ Hardware and software I<sup>2</sup>C slaves and masters
  - □ Full-speed USB 2.0
  - □ Up to four full-duplex universal asynchronous receiver/transmitters (UARTs), SPI master and slave, and wireless

PSoC Designer supports the entire library of PSoC 1 devices and runs on Windows XP, Windows Vista, and Windows 7.

# **PSoC Designer Software Subsystems**

### Design Entry

In the chip-level view, choose a base device to work with. Then select different onboard analog and digital components that use the PSoC blocks, which are called user modules. Examples of user modules are analog-to-digital converters (ADCs), digital-to-analog converters (DACs), amplifiers, and filters. Configure the user modules for your chosen application and connect them to each other and to the proper pins. Then generate your project. This prepopulates your project with APIs and libraries that you can use to program your application.

The tool also supports easy development of multiple configurations and dynamic reconfiguration. Dynamic reconfiguration makes it possible to change configurations at run time. In essence, this allows you to use more than 100 percent of PSoC's resources for a given application.

#### Code Generation Tools

The code generation tools work seamlessly within the PSoC Designer interface and have been tested with a full range of debugging tools. You can develop your design in C, assembly, or a combination of the two.

**Assemblers**. The assemblers allow you to merge assembly code seamlessly with C code. Link libraries automatically use absolute addressing or are compiled in relative mode, and linked with other software modules to get absolute addressing.

C Language Compilers. C language compilers are available that support the PSoC family of devices. The products allow you to create complete C programs for the PSoC family devices. The optimizing C compilers provide all of the features of C, tailored to the PSoC architecture. They come complete with embedded libraries providing port and bus operations, standard keypad and display support, and extended math functionality.

#### Debugger

PSoC Designer has a debug environment that provides hardware in-circuit emulation, allowing you to test the program in a physical system while providing an internal view of the PSoC device. Debugger commands allow you to read and program and read and write data memory, and read and write I/O registers. You can read and write CPU registers, set and clear breakpoints, and provide program run, halt, and step control. The debugger also allows you to create a trace buffer of registers and memory locations of interest.

#### Online Help System

The online help system displays online, context-sensitive help. Designed for procedural and quick reference, each functional subsystem has its own context-sensitive help. This system also provides tutorials and links to FAQs and an Online Support Forum to aid the designer.

#### In-Circuit Emulator

A low-cost, high-functionality In-Circuit Emulator (ICE) is available for development support. This hardware can program single devices.

The emulator consists of a base unit that connects to the PC using a USB port. The base unit is universal and operates with all PSoC devices. Emulation pods for each device family are available separately. The emulation pod takes the place of the PSoC device in the target board and performs full-speed (24-MHz) operation.



# **Designing with PSoC Designer**

The development process for the PSoC® device differs from that of a traditional fixed function microprocessor. The configurable analog and digital hardware blocks give the PSoC architecture a unique flexibility that pays dividends in managing specification change during development and by lowering inventory costs. These configurable resources, called PSoC Blocks, have the ability to implement a wide variety of user-selectable functions. The PSoC development process is summarized in four steps:

- 1. Select User Modules.
- 2. Configure user modules.
- Organize and connect.
- 4. Generate, verify, and debug.

#### **Select User Modules**

PSoC Designer provides a library of prebuilt, pretested hardware peripheral components called "user modules." User modules make selecting and implementing peripheral devices, both analog and digital, simple.

#### **Configure User Modules**

Each user module that you select establishes the basic register settings that implement the selected function. They also provide parameters and properties that allow you to tailor their precise configuration to your particular application. For example, a pulse width modulator (PWM) User Module configures one or more digital PSoC blocks, one for each 8 bits of resolution. The user module parameters permit you to establish the pulse width and duty cycle. Configure the parameters and properties to correspond to your chosen application. Enter values directly or by selecting values from drop-down menus. All the user modules are documented in datasheets that may be viewed directly in PSoC Designer or on the Cypress website. These user module datasheets explain the internal operation of the user module and provide performance specifications. Each datasheet describes the use of each user module parameter, and other information you may need to successfully implement your design.

### **Organize and Connect**

You build signal chains at the chip level by interconnecting user modules to each other and the I/O pins. You perform the selection, configuration, and routing so that you have complete control over all on-chip resources.

### Generate, Verify, and Debug

When you are ready to test the hardware configuration or move on to developing code for the project, you perform the "Generate Configuration Files" step. This causes PSoC Designer to generate source code that automatically configures the device to your specification and provides the software for the system. The generated code provides application programming interfaces (APIs) with high-level functions to control and respond to hardware events at run time and interrupt service routines that you can adapt as needed.

A complete code development environment allows you to develop and customize your applications in either C, assembly language, or both.

The last step in the development process takes place inside PSoC Designer's debugger (access by clicking the Connect icon). PSoC Designer downloads the HEX image to the ICE where it runs at full speed. PSoC Designer debugging capabilities rival those of systems costing many times more. In addition to traditional single-step, run-to-breakpoint and watch-variable features, the debug interface provides a large trace buffer and allows you to define complex breakpoint events that include monitoring address and data bus values, memory locations and external signals.



# **Pinouts**

The automotive CY8C29x66 PSoC device is available in a variety of packages which are listed and illustrated in the following tables. Every port pin (labeled with a "P") is capable of digital I/O. However,  $V_{SS}$ ,  $V_{DD}$ , and XRES are not capable of digital I/O.


### 28-Pin Part Pinout

Table 2. 28-Pin Part Pinout (SSOP)

| Pin | Ту      | ре     | Pin      | Description   |  |  |  |
|-----|---------|--------|----------|---|--|--|--|
| No. | Digital | Analog | Name     | Description   |  |  |  |
| 1   | I/O     | ı      | P0[7]    | Analog column mux input   |  |  |  |
| 2   | I/O     | I/O    | P0[5]    | Analog column mux input and column output   |  |  |  |
| 3   | I/O     | I/O    | P0[3]    | Analog column mux input and column output   |  |  |  |
| 4   | I/O     | ı      | P0[1]    | Analog column mux input   |  |  |  |
| 5   | I/O     |        | P2[7]    |   |  |  |  |
| 6   | I/O     |        | P2[5]    |   |  |  |  |
| 7   | I/O     | ı      | P2[3]    | Direct switched capacitor block input   |  |  |  |
| 8   | I/O     | I      | P2[1]    | Direct switched capacitor block input   |  |  |  |
| 9   | Pov     | wer    | $V_{SS}$ | Ground connection   |  |  |  |
| 10  | I/O     |        | P1[7]    | I <sup>2</sup> C serial clock (SCL)   |  |  |  |
| 11  | I/O     |        | P1[5]    | I <sup>2</sup> C serial data (SDA)  |  |  |  |
| 12  | I/O     |        | P1[3]    |   |  |  |  |
| 13  | I/O     |        | P1[1]    | Crystal input (XTALin), I <sup>2</sup> C serial clock (SCL), ISSP-SCLK <sup>[5]</sup>   |  |  |  |
| 14  | Pov     | wer    | $V_{SS}$ | Ground connection   |  |  |  |
| 15  | I/O     |        | P1[0]    | Crystal output (XTALout), I <sup>2</sup> C serial data (SDA), ISSP-SDATA <sup>[5]</sup> |  |  |  |
| 16  | I/O     |        | P1[2]    |   |  |  |  |
| 17  | I/O     |        | P1[4]    | Optional external clock (EXTCLK) input.   |  |  |  |
| 18  | I/O     |        | P1[6]    |   |  |  |  |
| 19  | Int     | out    | XRES     | Active high external reset with internal pull-down                                      |  |  |  |
| 20  | I/O     | ı      | P2[0]    | Direct switched capacitor block input   |  |  |  |
| 21  | I/O     | ı      | P2[2]    | Direct switched capacitor block input   |  |  |  |
| 22  | I/O     |        | P2[4]    | External analog ground (AGND)   |  |  |  |
| 23  | I/O     |        | P2[6]    | External voltage reference (V <sub>REF</sub> )  |  |  |  |
| 24  | I/O     | I      | P0[0]    | Analog column mux input   |  |  |  |
| 25  | I/O     | I/O    | P0[2]    | Analog column mux input and column output   |  |  |  |
| 26  | I/O     | I/O    | P0[4]    | Analog column mux input and column output   |  |  |  |
| 27  | I/O     | I      | P0[6]    | Analog column mux input   |  |  |  |
| 28  | Pov     | wer    | $V_{DD}$ | Supply voltage  |  |  |  |

LEGEND: A = Analog, I = Input, and O = Output.

Figure 3. CY8C29466 28-Pin PSoC Device



#### Note

<sup>5.</sup> These are the ISSP pins, which are not high Z when coming out of POR. See the PSoC Technical Reference Manual for details.




# 48-Pin Part Pinout

Table 3. 48-Pin Part Pinout (SSOP)

|            | Ту      |        |                 | l (330F)  |  |  |  |
|------------|---------|--------|-----------------|---|--|--|--|
| Pin<br>No. | Digital | Analog | Pin<br>Name     | Description   |  |  |  |
| 1          | I/O     | I      | P0[7]           | Analog column mux input   |  |  |  |
| 2          | I/O     | I/O    | P0[5]           | Analog column mux input and column output   |  |  |  |
| 3          | I/O     | I/O    | P0[3]           | Analog column mux input and column output   |  |  |  |
| 4          | I/O     | 1      | P0[1]           | Analog column mux input   |  |  |  |
| 5          | I/O     |        | P2[7]           | 7 manag column max mpat   |  |  |  |
| 6          | I/O     |        | P2[5]           |   |  |  |  |
| 7          | I/O     | ı      | P2[3]           | Direct switched capacitor block input   |  |  |  |
| 8          | I/O     | i      | P2[1]           | Direct switched capacitor block input   |  |  |  |
| 9          | I/O     |        | P4[7]           |   |  |  |  |
| 10         | I/O     |        | P4[5]           |   |  |  |  |
| 11         | I/O     |        | P4[3]           |   |  |  |  |
| 12         | I/O     |        | P4[1]           |   |  |  |  |
| 13         |         | wer    | V <sub>SS</sub> | Ground connection   |  |  |  |
| 14         | I/O     |        | P3[7]           |   |  |  |  |
| 15         | I/O     |        | P3[5]           |   |  |  |  |
| 16         | 1/0     |        | P3[3]           |   |  |  |  |
| 17         | 1/0     |        | P3[1]           |   |  |  |  |
| 18         | I/O     |        | P5[3]           |   |  |  |  |
| 19         | 1/0     |        | P5[1]           |   |  |  |  |
| 20         | 1/0     |        | P1[7]           | I <sup>2</sup> C serial clock (SCL)   |  |  |  |
| 21         | I/O     |        | P1[5]           | I <sup>2</sup> C serial data (SDA)  |  |  |  |
| 22         | 1/0     |        | P1[3]           | 1 G Seriai data (GDA)   |  |  |  |
| 23         | 1/0     |        | P1[1]           | Crystal input (YTAL in) I <sup>2</sup> C serial clock (SCL)                             |  |  |  |
| 20         | 1/0     |        | [.]             | Crystal input (XTALin), I <sup>2</sup> C serial clock (SCL), ISSP-SCLK <sup>[6]</sup>   |  |  |  |
| 24         | Pov     | wer    | $V_{SS}$        | Ground connection   |  |  |  |
| 25         | I/O     |        | P1[0]           | Crystal output (XTALout), I <sup>2</sup> C Serial Data (SDA), ISSP-SDATA <sup>[6]</sup> |  |  |  |
| 26         | I/O     |        | P1[2]           |   |  |  |  |
| 27         | I/O     |        | P1[4]           | Optional external clock (EXTCLK) input  |  |  |  |
| 28         | I/O     |        | P1[6]           |   |  |  |  |
| 29         | I/O     |        | P5[0]           |   |  |  |  |
| 30         | I/O     |        | P5[2]           |   |  |  |  |
| 31         | I/O     |        | P3[0]           |   |  |  |  |
| 32         | I/O     |        | P3[2]           |   |  |  |  |
| 33         | I/O     |        | P3[4]           |   |  |  |  |
| 34         | I/O     |        | P3[6]           |   |  |  |  |
| 35         | Int     | out    | XRES            | Active high external reset with internal pull-down                                      |  |  |  |
| 36         | I/O     |        | P4[0]           |   |  |  |  |
| 37         | I/O     |        | P4[2]           |   |  |  |  |
| 38         | I/O     |        | P4[4]           |   |  |  |  |
| 39         | I/O     |        | P4[6]           |   |  |  |  |
| 40         | I/O     | I      | P2[0]           | Direct switched capacitor block input   |  |  |  |
| 41         | I/O     | ı      | P2[2]           | Direct switched capacitor block input   |  |  |  |
| 42         | I/O     |        | P2[4]           | External analog ground (AGND)   |  |  |  |
| 43         | I/O     |        | P2[6]           | External voltage reference (V <sub>REF</sub> )  |  |  |  |
| 44         | I/O     | I      | P0[0]           | Analog column mux input   |  |  |  |
| 45         | I/O     | I/O    | P0[2]           | Analog column mux input and column output   |  |  |  |
| 46         | I/O     | I/O    | P0[4]           | Analog column mux input and column output   |  |  |  |
| 47         | I/O     | ı      | P0[6]           | Analog column mux input   |  |  |  |
| 48         | Pov     | wer    | V <sub>DD</sub> | Supply voltage  |  |  |  |
|            |         |        |                 | <u> </u>  |  |  |  |

Figure 4. CY8C29666 48-Pin PSoC Device



**LEGEND**: A = Analog, I = Input, and O = Output.

#### Note

<sup>6.</sup> These are the ISSP pins, which are not high Z when coming out of POR. See the PSoC Technical Reference Manual for details.



# Registers

### **Register Conventions**

This section lists the registers of the automotive CY8C29x66 PSoC device. For detailed register information, refer to the *PSoC Technical Reference Manual*.

The register conventions specific to this section are listed in the following table.

Table 4. Abbreviations

| Convention | Description                  |
|------------|------------------------------|
| R          | Read register or bit(s)      |
| W          | Write register or bit(s)     |
| L          | Logical register or bit(s)   |
| С          | Clearable register or bit(s) |
| #          | Access is bit specific       |

### **Register Mapping Tables**

The PSoC device has a total register address space of 512 bytes. The register space is referred to as I/O space and is divided into two banks, bank 0 and bank 1. The XIO bit in the Flag register (CPU\_F) determines which bank the user is currently in. When the XIO bit is set to '1', the user is in bank 1.

**Note** In the following register mapping tables, blank fields are Reserved and must not be accessed.



Table 5. Register Map Bank 0 Table: User Space

| Name             | Addr (0, Hex) | Access   | Name         | Addr (0,Hex) | Access | Name                 | Addr (0,Hex) | Access | Name     | Addr (0,Hex) | Access |
|------------------|---------------|----------|--------------|--------------|--------|----------------------|--------------|--------|----------|--------------|--------|
| PRT0DR           | 00            | RW       | DBB20DR0     | 40           | #      | ASC10CR0             | 80           | RW     | RDI2RI   | C0           | RW     |
| PRT0IE           | 01            | RW       | DBB20DR1     | 41           | W      | ASC10CR1             | 81           | RW     | RDI2SYN  | C1           | RW     |
| PRT0GS           | 02            | RW       | DBB20DR2     | 42           | RW     | ASC10CR2             | 82           | RW     | RDI2IS   | C2           | RW     |
| PRT0DM2          | 03            | RW       | DBB20CR0     | 43           | #      | ASC10CR3             | 83           | RW     | RDI2LT0  | C3           | RW     |
|                  | 03            | RW       |              | 44           |        | ASD11CR0             | 84           | RW     | RDI2LT1  | C4           | RW     |
| PRT1DR<br>PRT1IE |               |          | DBB21DR0     |              | #      |                      |              |        |          |              |        |
|                  | 05            | RW       | DBB21DR1     | 45           | W      | ASD11CR1             | 85           | RW     | RDI2RO0  | C5           | RW     |
| PRT1GS           | 06            | RW       | DBB21DR2     | 46           | RW     | ASD11CR2             | 86           | RW     | RDI2RO1  | C6           | RW     |
| PRT1DM2          | 07            | RW       | DBB21CR0     | 47           | #      | ASD11CR3             | 87           | RW     |          | C7           |        |
| PRT2DR           | 08            | RW       | DCB22DR0     | 48           | #      | ASC12CR0             | 88           | RW     | RDI3RI   | C8           | RW     |
| PRT2IE           | 09            | RW       | DCB22DR1     | 49           | W      | ASC12CR1             | 89           | RW     | RDI3SYN  | C9           | RW     |
| PRT2GS           | 0A            | RW       | DCB22DR2     | 4A           | RW     | ASC12CR2             | 8A           | RW     | RDI3IS   | CA           | RW     |
| PRT2DM2          | 0B            | RW       | DCB22CR0     | 4B           | #      | ASC12CR3             | 8B           | RW     | RDI3LT0  | CB           | RW     |
| PRT3DR           | 0C            | RW       | DCB23DR0     | 4C           | #      | ASD13CR0             | 8C           | RW     | RDI3LT1  | CC           | RW     |
| PRT3IE           | 0D            | RW       | DCB23DR1     | 4D           | W      | ASD13CR1             | 8D           | RW     | RDI3RO0  | CD           | RW     |
| PRT3GS           | 0E            | RW       | DCB23DR2     | 4E           | RW     | ASD13CR2             | 8E           | RW     | RDI3RO1  | CE           | RW     |
| PRT3DM2          | 0F            | RW       | DCB23CR0     | 4F           | #      | ASD13CR3             | 8F           | RW     |          | CF           |        |
| PRT4DR           | 10            | RW       | DBB30DR0     | 50           | #      | ASD20CR0             | 90           | RW     | CUR PP   | D0           | RW     |
| PRT4IE           | 11            | RW       | DBB30DR1     | 51           | W      | ASD20CR1             | 91           | RW     | STK PP   | D1           | RW     |
| PRT4GS           | 12            | RW       | DBB30DR1     | 52           | RW     | ASD20CR2             | 92           | RW     | <u>.</u> | D2           | 1.44   |
| PRT4DM2          | 13            | RW       | DBB30CR0     | 53           | #      | ASD20CR2<br>ASD20CR3 | 93           | RW     | IDX PP   | D3           | RW     |
|                  |               |          |              |              |        |                      |              |        | _        |              |        |
| PRT5DR           | 14            | RW       | DBB31DR0     | 54           | #      | ASC21CR0             | 94           | RW     | MVR_PP   | D4           | RW     |
| PRT5IE           | 15            | RW       | DBB31DR1     | 55           | W      | ASC21CR1             | 95           | RW     | MVW_PP   | D5           | RW     |
| PRT5GS           | 16            | RW       | DBB31DR2     | 56           | RW     | ASC21CR2             | 96           | RW     | I2C_CFG  | D6           | RW     |
| PRT5DM2          | 17            | RW       | DBB31CR0     | 57           | #      | ASC21CR3             | 97           | RW     | I2C_SCR  | D7           | #      |
|                  | 18            |          | DCB32DR0     | 58           | #      | ASD22CR0             | 98           | RW     | I2C_DR   | D8           | RW     |
|                  | 19            |          | DCB32DR1     | 59           | W      | ASD22CR1             | 99           | RW     | I2C_MSCR | D9           | #      |
|                  | 1A            |          | DCB32DR2     | 5A           | RW     | ASD22CR2             | 9A           | RW     | INT_CLR0 | DA           | RW     |
|                  | 1B            |          | DCB32CR0     | 5B           | #      | ASD22CR3             | 9B           | RW     | INT_CLR1 | DB           | RW     |
|                  | 1C            |          | DCB33DR0     | 5C           | #      | ASC23CR0             | 9C           | RW     | INT_CLR2 | DC           | RW     |
|                  | 1D            |          | DCB33DR1     | 5D           | W      | ASC23CR1             | 9D           | RW     | INT_CLR3 | DD           | RW     |
|                  | 1E            |          | DCB33DR2     | 5E           | RW     | ASC23CR2             | 9E           | RW     | INT MSK3 | DE           | RW     |
|                  | 1F            |          | DCB33CR0     | 5F           | #      | ASC23CR3             | 9F           | RW     | INT MSK2 | DF           | RW     |
| DBB00DR0         | 20            | #        | AMX IN       | 60           | RW     |                      | A0           |        | INT MSK0 | E0           | RW     |
| DBB00DR1         | 21            | W        | 7 11177 11 1 | 61           |        |                      | A1           |        | INT MSK1 | E1           | RW     |
| DBB00DR2         | 22            | RW       |              | 62           |        |                      | A2           |        | INT VC   | E2           | RC     |
| DBB00CR0         | 23            | #        | ARF CR       | 63           | RW     |                      | A3           |        | RES WDT  | E3           | W      |
| DBB00CR0         | 24            | #        | CMP CR0      | 64           | #      |                      | A4           |        | DEC DH   | E4           | RC     |
|                  |               |          |              |              | #      |                      |              |        | DEC_DH   |              |        |
| DBB01DR1         | 25            | W        | ASY_CR       | 65           |        |                      | A5           |        | _        | E5           | RC     |
| DBB01DR2         | 26            | RW       | CMP_CR1      | 66           | RW     |                      | A6           |        | DEC_CR0  | E6           | RW     |
| DBB01CR0         | 27            | #        |              | 67           |        |                      | A7           |        | DEC_CR1  | E7           | RW     |
| DCB02DR0         | 28            | #        |              | 68           |        | MUL1_X               | A8           | W      | MUL0_X   | E8           | W      |
| DCB02DR1         | 29            | W        |              | 69           |        | MUL1_Y               | A9           | W      | MUL0_Y   | E9           | W      |
| DCB02DR2         | 2A            | RW       |              | 6A           |        | MUL1_DH              | AA           | R      | MUL0_DH  | EA           | R      |
| DCB02CR0         | 2B            | #        |              | 6B           |        | MUL1_DL              | AB           | R      | MUL0_DL  | EB           | R      |
| DCB03DR0         | 2C            | #        | TMP_DR0      | 6C           | RW     | ACC1_DR1             | AC           | RW     | ACC0_DR1 | EC           | RW     |
| DCB03DR1         | 2D            | W        | TMP_DR1      | 6D           | RW     | ACC1_DR0             | AD           | RW     | ACC0_DR0 | ED           | RW     |
| DCB03DR2         | 2E            | RW       | TMP_DR2      | 6E           | RW     | ACC1_DR3             | AE           | RW     | ACC0_DR3 | EE           | RW     |
| DCB03CR0         | 2F            | #        | TMP_DR3      | 6F           | RW     | ACC1_DR2             | AF           | RW     | ACC0_DR2 | EF           | RW     |
| DBB10DR0         | 30            | #        | ACB00CR3     | 70           | RW     | RDI0RI               | В0           | RW     | _        | F0           |        |
| DBB10DR1         | 31            | W        | ACB00CR0     | 71           | RW     | RDI0SYN              | B1           | RW     |          | F1           |        |
| DBB10DR2         | 32            | RW       | ACB00CR1     | 72           | RW     | RDIOIS               | B2           | RW     |          | F2           |        |
| DBB10CR0         | 33            | #        | ACB00CR1     | 73           | RW     | RDI0LT0              | B3           | RW     |          | F3           |        |
| DBB10CR0         | 34            | #        | ACB01CR3     | 74           | RW     | RDI0LT1              | B4           | RW     |          | F4           |        |
|                  |               | W W      | ACB01CR3     |              | RW     | RDI0RO0              | B5           | RW     |          | F5           |        |
| DBB11DR1         | 35            |          |              | 75<br>76     |        | RDI0RO0              |              |        |          |              |        |
| DBB11DR2         | 36            | RW       | ACB01CR1     | 76           | RW     | אטוטאט־ו             | B6           | RW     | CDII F   | F6           | Di     |
| DBB11CR0         | 37            | #        | ACB01CR2     | 77           | RW     | DDI4B;               | B7           | D) * / | CPU_F    | F7           | RL     |
| DCB12DR0         | 38            | #        | ACB02CR3     | 78           | RW     | RDI1RI               | B8           | RW     |          | F8           |        |
| DCB12DR1         | 39            | W        | ACB02CR0     | 79           | RW     | RDI1SYN              | B9           | RW     |          | F9           |        |
| DCB12DR2         | 3A            | RW       | ACB02CR1     | 7A           | RW     | RDI1IS               | BA           | RW     |          | FA           |        |
| DCB12CR0         | 3B            | #        | ACB02CR2     | 7B           | RW     | RDI1LT0              | BB           | RW     |          | FB           |        |
| DCB13DR0         | 3C            | #        | ACB03CR3     | 7C           | RW     | RDI1LT1              | BC           | RW     |          | FC           |        |
| DCB13DR1         | 3D            | W        | ACB03CR0     | 7D           | RW     | RDI1RO0              | BD           | RW     |          | FD           |        |
| DCB13DR2         | 3E            | RW       | ACB03CR1     | 7E           | RW     | RDI1RO1              | BE           | RW     | CPU SCR1 | FE           | #      |
| DCB13CR0         | 3F            | #        | ACB03CR2     | 7F           | RW     |                      | BF           |        | CPU SCR0 | FF           | #      |
|                  | , <u> </u>    | <u> </u> |              |              |        | •                    |              |        |          |              |        |

Blank fields are Reserved and should not be accessed.

# Access is bit specific.



Table 6. Register Map Bank 1 Table: Configuration Space

|         | <u> </u>     |      | Table. Colli | <u> </u>     |      |                 |              |        |           |              |  |
|---------|--------------|------|--------------|--------------|------|-----------------|--------------|--------|-----------|--------------|--|
| Name    | Addr (1,Hex) |      | Name         | Addr (1,Hex) |      | Name            | Addr (1,Hex) | Access | Name      | Addr (1,Hex) | Access   |
| PRT0DM0 | 00           | RW   | DBB20FN      | 40           | RW   | ASC10CR0        | 80           | RW     | RDI2RI    | C0           | RW   |
| PRT0DM1 | 01           | RW   | DBB20IN      | 41           | RW   | ASC10CR1        | 81           | RW     | RDI2SYN   | C1           | RW   |
| PRT0IC0 | 02           | RW   | DBB20OU      | 42           | RW   | ASC10CR2        | 82           | RW     | RDI2IS    | C2           | RW   |
| PRT0IC1 | 03           | RW   |              | 43           |      | ASC10CR3        | 83           | RW     | RDI2LT0   | C3           | RW   |
| PRT1DM0 | 04           | RW   | DBB21FN      | 44           | RW   | ASD11CR0        | 84           | RW     | RDI2LT1   | C4           | RW   |
| PRT1DM1 | 05           | RW   | DBB21IN      | 45           | RW   | ASD11CR1        | 85           | RW     | RDI2RO0   | C5           | RW   |
| PRT1IC0 | 06           | RW   | DBB210U      | 46           | RW   | ASD11CR2        | 86           | RW     | RDI2RO1   | C6           | RW   |
| PRT1IC1 | 07           | RW   | DBBZ100      | 47           | IXVV |                 | 87           | RW     | RDIZROT   | C7           | IXVV   |
|         |              |      | DODOGENI     |              | DIA  | ASD11CR3        |              |        | DDIODI    |              | DIA  |
| PRT2DM0 | 08           | RW   | DCB22FN      | 48           | RW   | ASC12CR0        | 88           | RW     | RDI3RI    | C8           | RW   |
| PRT2DM1 | 09           | RW   | DCB22IN      | 49           | RW   | ASC12CR1        | 89           | RW     | RDI3SYN   | C9           | RW   |
| PRT2IC0 | 0A           | RW   | DCB22OU      | 4A           | RW   | ASC12CR2        | 8A           | RW     | RDI3IS    | CA           | RW   |
| PRT2IC1 | 0B           | RW   |              | 4B           |      | ASC12CR3        | 8B           | RW     | RDI3LT0   | СВ           | RW   |
| PRT3DM0 | 0C           | RW   | DCB23FN      | 4C           | RW   | ASD13CR0        | 8C           | RW     | RDI3LT1   | CC           | RW   |
| PRT3DM1 | 0D           | RW   | DCB23IN      | 4D           | RW   | ASD13CR1        | 8D           | RW     | RDI3RO0   | CD           | RW   |
| PRT3IC0 | 0E           | RW   | DCB23OU      | 4E           | RW   | ASD13CR2        | 8E           | RW     | RDI3RO1   | CE           | RW   |
| PRT3IC1 | 0F           | RW   |              | 4F           |      | ASD13CR3        | 8F           | RW     |           | CF           |  |
| PRT4DM0 | 10           | RW   | DBB30FN      | 50           | RW   | ASD20CR0        | 90           | RW     | GDI O IN  | D0           | RW   |
|         |              |      |              |              |      |                 |              |        |           |              |  |
| PRT4DM1 | 11           | RW   | DBB30IN      | 51           | RW   | ASD20CR1        | 91           | RW     | GDI_E_IN  | D1           | RW   |
| PRT4IC0 | 12           | RW   | DBB30OU      | 52           | RW   | ASD20CR2        | 92           | RW     | GDI_O_OU  | D2           | RW   |
| PRT4IC1 | 13           | RW   |              | 53           |      | ASD20CR3        | 93           | RW     | GDI_E_OU  | D3           | RW   |
| PRT5DM0 | 14           | RW   | DBB31FN      | 54           | RW   | ASC21CR0        | 94           | RW     |           | D4           | ļ  |
| PRT5DM1 | 15           | RW   | DBB31IN      | 55           | RW   | ASC21CR1        | 95           | RW     |           | D5           |  |
| PRT5IC0 | 16           | RW   | DBB31OU      | 56           | RW   | ASC21CR2        | 96           | RW     |           | D6           |  |
| PRT5IC1 | 17           | RW   |              | 57           |      | ASC21CR3        | 97           | RW     |           | D7           |  |
|         | 18           |      | DCB32FN      | 58           | RW   | ASD22CR0        | 98           | RW     |           | D8           |  |
|         | 19           |      | DCB32IN      | 59           | RW   | ASD22CR1        | 99           | RW     |           | D9           |  |
|         | 1A           |      | DCB32OU      | 5A           | RW   | ASD22CR2        | 9A           | RW     |           | DA           |  |
|         | 1B           |      | D0B3200      | 5B           | IXVV | ASD22CR3        | 9B           | RW     |           | DB           | <del> </del>                                     |
|         |              |      | DODOOEN      |              | DW   |                 |              |        |           |              | <b> </b>   |
|         | 1C           |      | DCB33FN      | 5C           | RW   | ASC23CR0        | 9C           | RW     |           | DC           |  |
|         | 1D           |      | DCB33IN      | 5D           | RW   | ASC23CR1        | 9D           | RW     | OSC_GO_EN | DD           | RW   |
|         | 1E           |      | DCB33OU      | 5E           | RW   | ASC23CR2        | 9E           | RW     | OSC_CR4   | DE           | RW   |
|         | 1F           |      |              | 5F           |      | ASC23CR3        | 9F           | RW     | OSC_CR3   | DF           | RW   |
| DBB00FN | 20           | RW   | CLK_CR0      | 60           | RW   |                 | A0           |        | OSC_CR0   | E0           | RW   |
| DBB00IN | 21           | RW   | CLK CR1      | 61           | RW   |                 | A1           |        | OSC CR1   | E1           | RW   |
| DBB00OU | 22           | RW   | ABF CR0      | 62           | RW   |                 | A2           |        | OSC CR2   | E2           | RW   |
|         | 23           |      | AMD CR0      | 63           | RW   |                 | A3           |        | VLT CR    | E3           | RW   |
| DBB01FN | 24           | RW   | 7 IVID_OI TO | 64           | 1744 |                 | A4           |        | VLT CMP   | E4           | R  |
| DBB01IN | 25           |      |              |              |      |                 |              |        | VLI_CIVIF |              | I N  |
|         |              | RW   | 414B 0B4     | 65           | 5147 |                 | A5           |        |           | E5           | <b>.</b>   |
| DBB01OU | 26           | RW   | AMD_CR1      | 66           | RW   |                 | A6           |        |           | E6           |  |
|         | 27           |      | ALT_CR0      | 67           | RW   |                 | A7           |        |           | E7           |  |
| DCB02FN | 28           | RW   | ALT_CR1      | 68           | RW   |                 | A8           |        | IMO_TR    | E8           | W  |
| DCB02IN | 29           | RW   | CLK_CR2      | 69           | RW   |                 | A9           |        | ILO_TR    | E9           | W  |
| DCB02OU | 2A           | RW   |              | 6A           |      |                 | AA           |        | BDG_TR    | EA           | RW   |
|         | 2B           |      |              | 6B           |      |                 | AB           |        | ECO_TR    | EB           | W  |
| DCB03FN | 2C           | RW   | TMP DR0      | 6C           | RW   |                 | AC           |        |           | EC           |  |
| DCB03IN | 2D           | RW   | TMP DR1      | 6D           | RW   |                 | AD           |        |           | ED           |  |
| DCB030U |              | RW   | TMP DR2      | 6E           | RW   |                 |              |        |           | EE           |  |
| 2020300 | 2E<br>2F     | LZAA | TMP_DR2      | 6F           | RW   | <b>-</b>        | AE<br>AF     |        |           | EF           | <b>—</b>   |
| DDD10CN |              | DIM  | _            |              |      | BDIODI          |              | DIAI   |           |              | 1  |
| DBB10FN | 30           | RW   | ACB00CR3     | 70           | RW   | RDI0RI          | B0           | RW     |           | F0           | <b></b>  |
| DBB10IN | 31           | RW   | ACB00CR0     | 71           | RW   | RDI0SYN         | B1           | RW     |           | F1           | <b></b>  |
| DBB10OU | 32           | RW   | ACB00CR1     | 72           | RW   | RDI0IS          | B2           | RW     |           | F2           |  |
|         | 33           |      | ACB00CR2     | 73           | RW   | RDI0LT0         | B3           | RW     |           | F3           |  |
| DBB11FN | 34           | RW   | ACB01CR3     | 74           | RW   | RDI0LT1         | B4           | RW     |           | F4           |  |
| DBB11IN | 35           | RW   | ACB01CR0     | 75           | RW   | RDI0RO0         | B5           | RW     |           | F5           |  |
| DBB11OU | 36           | RW   | ACB01CR1     | 76           | RW   | RDI0RO1         | В6           | RW     |           | F6           |  |
|         | 37           |      | ACB01CR2     | 77           | RW   |                 | B7           |        | CPU F     | F7           | RL   |
| DCB12FN | 38           | RW   | ACB02CR3     | 78           | RW   | RDI1RI          | B8           | RW     |           | F8           |  |
|         |              |      |              |              |      | RDI1SYN         |              |        |           |              | <del>                                     </del> |
| DCB12IN | 39           | RW   | ACB02CR0     | 79           | RW   |                 | B9           | RW     | ELO DE 1  | F9           | D) 4 /   |
| DCB12OU | 3A           | RW   | ACB02CR1     | 7A           | RW   | RDI1IS          | BA           | RW     | FLS_PR1   | FA           | RW   |
|         | 3B           |      | ACB02CR2     | 7B           | RW   | RDI1LT0         | BB           | RW     |           | FB           | L  |
| DCB13FN | 3C           | RW   | ACB03CR3     | 7C           | RW   | RDI1LT1         | BC           | RW     |           | FC           | <u> </u>   |
| DCB13IN | 3D           | RW   | ACB03CR0     | 7D           | RW   | RDI1RO0         | BD           | RW     |           | FD           |  |
| DCB13OU | 3E           | RW   | ACB03CR1     | 7E           | RW   | RDI1RO1         | BE           | RW     | CPU_SCR1  | FE           | #  |
|         | 3F           |      | ACB03CR2     | 7F           | RW   |                 | BF           |        | CPU SCR0  | FF           | #  |
|         | _            | L    | he accessed  |              |      | # Access is hit |              |        |           |              |  |

Blank fields are Reserved and should not be accessed.

# Access is bit specific.



# **Electrical Specifications**

This section presents the DC and AC electrical specifications of the automotive CY8C29x66 PSoC device. For the most up to date electrical specifications, confirm that you have the most recent data sheet by visiting http://www.cypress.com.

Specifications are valid for –40  $^{\circ}C \leq T_{A} \leq 85 \ ^{\circ}C$  and  $T_{J} \leq 100 \ ^{\circ}C,$  except where noted.

Refer to Table 21 on page 30 for the electrical specifications of the internal main oscillator (IMO) using slow IMO (SLIMO) mode.

Figure 5. Voltage versus CPU Frequency





Figure 6. IMO Frequency Trim Options





# **Absolute Maximum Ratings**

Exceeding maximum ratings may shorten the useful life of the device. User guidelines are not tested.

**Table 7. Absolute Maximum Ratings** 

| Symbol                | Description   | Min                     | Тур | Max                     | Units | Notes   |
|-----------------------|---|-------------------------|-----|-------------------------|-------|---|
| T <sub>STG</sub>      | Storage temperature   | <b>–</b> 55             | 25  | +100                    | °C    | Higher storage temperatures reduce data retention time. Recommended storage temperature is +25 °C ± 25 °C. Time spent in storage at a temperature greater than 65 °C counts toward the Flash <sub>DR</sub> electrical specification in Table 20 on page 29. |
| T <sub>BAKETEMP</sub> | Bake temperature  | ı                       | 125 | See<br>package<br>label | °C    |   |
| t <sub>BAKETIME</sub> | Bake time   | See<br>package<br>label | -   | 72                      | Hours |   |
| T <sub>A</sub>        | Ambient temperature with power applied                        | -40                     | _   | +85                     | °C    |   |
| $V_{DD}$              | Supply voltage on V <sub>DD</sub> relative to V <sub>SS</sub> | -0.5                    | -   | +6.0                    | V     |   |
| V <sub>IO</sub>       | DC input voltage  | $V_{SS} - 0.5$          | _   | $V_{DD} + 0.5$          | V     |   |
| $V_{IOZ}$             | DC voltage applied to tri-state                               | $V_{SS} - 0.5$          | _   | $V_{DD} + 0.5$          | V     |   |
| I <sub>MIO</sub>      | Maximum current into any port pin                             | -25                     | -   | +50                     | mA    |   |
| I <sub>MAIO</sub>     | Maximum current into any port pin configured as analog driver | <b>–50</b>              | _   | +50                     | mA    |   |
| ESD                   | Electrostatic discharge voltage                               | 2000                    | _   | _                       | V     | Human body model ESD.   |
| LU                    | Latch-up current  | _                       | -   | 200                     | mA    |   |

# **Operating Temperature**

**Table 8. Operating Temperature** 

| Symbol         | Description          | Min | Тур | Max  | Units | Notes  |
|----------------|----------------------|-----|-----|------|-------|--|
| T <sub>A</sub> | Ambient temperature  | -40 | -   | +85  | °C    |  |
| TJ             | Junction temperature | -40 | _   | +100 | °C    | The temperature rise from ambient to junction is package specific. See Thermal Impedances on page 41. The user must limit the power consumption to comply with this requirement. |



### **DC Electrical Characteristics**

### DC Chip-Level Specifications

Table 9 lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and -40 °C  $\leq$  T<sub>A</sub>  $\leq$  85 °C, or 3.0 V to 3.6 V and -40 °C  $\leq$  T<sub>A</sub>  $\leq$  85 °C, respectively. Typical parameters apply to 5 V and 3.3 V at 25 °C and are for design guidance only.

Table 9. DC Chip-Level Specifications

| Symbol             | Description  | Min  | Тур | Max  | Units | Notes   |
|--------------------|--|------|-----|------|-------|---|
| $V_{DD}$           | Supply voltage   | 3.00 | -   | 5.25 | V     | See DC POR and LVD Specifications on page 28.   |
| I <sub>DD</sub>    | Supply current   | I    | 8   | 14   | mA    | Conditions are 5.25 V, CPU = 3 MHz,<br>48 MHz disabled, VC1 = 1.5 MHz, VC2 =<br>93.75 kHz, VC3 = 0.366 kHz.                                 |
| I <sub>DD3</sub>   | Supply current   | -    | 5   | 9    | mA    | Conditions are $V_{DD}$ = 3.3 V, CPU = 3 MHz, 48 MHz disabled, VC1 = 1.5 MHz, VC2 = 93.75 kHz, VC3 = 0.366 kHz.                             |
| I <sub>DDP</sub>   | Supply current when IMO = 6 MHz using SLIMO mode.  | 1    | 2   | 3    | mA    | Conditions are $V_{DD}$ = 3.3 V, CPU = 3 MHz, 48 MHz disabled, VC1 = 0.375 MHz, VC2 = 23.44 kHz, VC3 = 0.09 kHz.                            |
| I <sub>SB</sub>    | Sleep (mode) current with POR, LVD, sleep timer, WDT, and ILO active.                            | I    | 4   | 25   | μΑ    | Conditions are with internal low speed oscillator, $V_{DD}$ = 3.3 V, -40 °C $\leq$ T <sub>A</sub> $\leq$ 85 °C.                             |
| I <sub>SBXTL</sub> | Sleep (mode) current with POR, LVD, sleep timer, WDT, ILO, and 32-kHz crystal oscillator active. | 1    | 4   | 27   | μΑ    | Conditions are with properly loaded, 1 $\mu$ W max, 32.768 kHz crystal. V <sub>DD</sub> = 3.3 V, -40 °C $\leq$ T <sub>A</sub> $\leq$ 85 °C. |
| $V_{REF}$          | Reference voltage (bandgap)  | 1.28 | 1.3 | 1.32 | V     | Trimmed for appropriate V <sub>DD</sub> .   |

### DC General Purpose I/O Specifications

Table 10 lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and  $-40 \text{ °C} \leq T_A \leq 85 \text{ °C}$ , or 3.0 V to 3.6 V and  $-40 \text{ °C} \leq T_A \leq 85 \text{ °C}$ , respectively. Typical parameters apply to 5 V and 3.3 V at 25 °C and are for design guidance only.

Table 10. DC GPIO Specifications

| Symbol          | Description               | Min                   | Тур | Max  | Units | Notes   |
|-----------------|---------------------------|-----------------------|-----|------|-------|---|
| R <sub>PU</sub> | Pull-up resistor          | 4                     | 5.6 | 8    | kΩ    |   |
| R <sub>PD</sub> | Pull-down resistor        | 4                     | 5.6 | 8    | kΩ    | Also applies to the internal pull-down resistor on the XRES pin.  |
| V <sub>OH</sub> | High output level         | V <sub>DD</sub> – 1.0 | 1   | -    | V     | $I_{OH}$ = 10 mA, $V_{DD}$ = 4.75 to 5.25 V (8 total loads, 4 on even port pins (for example, P0[2], P1[4]), 4 on odd port pins (for example, P0[3], P1[5])). 80 mA maximum combined $I_{OH}$ budget.                       |
| V <sub>OL</sub> | Low output level          | -                     | -   | 0.75 | V     | I <sub>OL</sub> = 25 mA, V <sub>DD</sub> = 4.75 to 5.25 V (8 total loads, 4 on even port pins (for example, P0[2], P1[4]), 4 on odd port pins (for example, P0[3], P1[5])). 150 mA maximum combined I <sub>OL</sub> budget. |
| I <sub>OH</sub> | High-level source current | 10                    | -   | _    | mA    | $V_{OH} \ge V_{DD}$ –1.0 V, see the limitations of the total current in the note for $V_{OH}$   |
| I <sub>OL</sub> | Low-level sink current    | 25                    | -   | _    | mA    | $V_{OL} \le 0.75$ V, see the limitations of the total current in the note for $V_{OL}$  |
| V <sub>IL</sub> | Input low level           | -                     | _   | 0.8  | V     | V <sub>DD</sub> = 3.0 to 5.25.  |
| V <sub>IH</sub> | Input high level          | 2.1                   | -   |      | V     | V <sub>DD</sub> = 3.0 to 5.25.  |



Table 10. DC GPIO Specifications (continued)

| Symbol           | Description                       | Min | Тур | Max | Units | Notes   |
|------------------|-----------------------------------|-----|-----|-----|-------|---|
| $V_{H}$          | Input hysteresis                  | _   | 60  | -   | mV    |   |
| I <sub>IL</sub>  | Input leakage (absolute value)    | _   | 1   | _   | nA    | Gross tested to 1 μA.                                 |
| C <sub>IN</sub>  | Capacitive load on pins as input  | -   | 3.5 | 10  | pF    | Package and pin dependent.<br>T <sub>A</sub> = 25 °C. |
| C <sub>OUT</sub> | Capacitive load on pins as output | I   | 3.5 | 10  | pF    | Package and pin dependent.<br>T <sub>A</sub> = 25 °C. |

# DC Operational Amplifier Specifications

Table 11 and Table 12 on page 18 list guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and –40 °C  $\leq$  T<sub>A</sub>  $\leq$  85 °C, or 3.0 V to 3.6 V and –40 °C  $\leq$  T<sub>A</sub>  $\leq$  85 °C, respectively. Typical parameters apply to 5 V and 3.3 V at 25 °C and are for design guidance only.

The operational amplifier is a component of both the analog CT PSoC blocks and the analog SC PSoC blocks. The guaranteed specifications are measured in the analog CT PSoC block. Typical parameters apply to 5 V at 25 °C and are for design guidance only. Power = high and Opamp bias = high settings are not allowed together for 3.3 V V<sub>DD</sub> operation.

Table 11. 5-V DC Operational Amplifier Specifications

| Symbol               | Description   | Min                    | Тур    | Max                                      | Units | Notes  |
|----------------------|---|------------------------|--------|--|-------|--|
| $V_{OSOA}$           | Input offset voltage (absolute value)   | _                      | 1.6    | 10                                       | mV    |  |
| TCV <sub>OSOA</sub>  | Average input offset voltage drift  | _                      | 4.0    | 23.0                                     | μV/°C |  |
| I <sub>EBOA</sub>    | Input leakage current (Port 0 analog pins)  | -                      | 200    | _  | pА    | Gross tested to 1 μA.  |
| C <sub>INOA</sub>    | Input capacitance (Port 0 analog pins)  | _                      | 4.5    | 9.5                                      | pF    | Package and pin dependent.<br>T <sub>A</sub> = 25 °C.  |
| V <sub>CMOA</sub>    | Common-mode voltage range All cases, except highest Power = high, Opamp bias = high | 0.0<br>0.5             | _<br>_ | V <sub>DD</sub><br>V <sub>DD</sub> – 0.5 | V     |  |
| CMRR <sub>OA</sub>   | Common-mode rejection ratio   | 60                     | -      | -  | dB    | This specification is measured through the analog output buffer and therefore includes the limitations imposed by the characteristics of the analog output buffer. |
| G <sub>OLOA</sub>    | Open loop gain  | 80                     | _      | _  | dB    |  |
| V <sub>OHIGHOA</sub> | High output voltage swing (internal signals)  | V <sub>DD</sub> – 0.01 | _      | _  | V     |  |
| V <sub>OLOWOA</sub>  | Low output voltage swing (internal signals)   | _                      | _      | 0.01                                     | V     |  |
| I <sub>SOA</sub>     | Supply current (including associated AGND buffer)                                   |                        |        |  |       |  |
|                      | Power = low, Opamp bias = low   | _                      | 150    | 200                                      | μΑ    |  |
|                      | Power = low, Opamp bias = high  | _                      | 300    | 400                                      | μΑ    |  |
|                      | Power = medium, Opamp bias = low  | _                      | 600    | 800                                      | μΑ    |  |
|                      | Power = medium, Opamp bias = high   | _                      | 1200   | 1600                                     | μΑ    |  |
|                      | Power = high, Opamp bias = low  | _                      | 2400   | 3200                                     | μΑ    |  |
|                      | Power = high, Opamp bias = high   | _                      | 4600   | 6400                                     | μΑ    |  |
| PSRR <sub>OA</sub>   | Supply voltage rejection ratio  | 67                     | 80     | _  | dB    | $V_{SS} \le V_{IN} \le (V_{DD} - 2.25)$ or $(V_{DD} - 1.25 \text{ V}) \le V_{IN} \le V_{DD}$ .   |



Table 12. 3.3-V DC Operational Amplifier Specifications

| Symbol               | Description  | Min                    | Тур                               | Max                               | Units                      | Notes  |
|----------------------|--|------------------------|-----------------------------------|-----------------------------------|----------------------------|--|
| V <sub>OSOA</sub>    | Input offset voltage (absolute value)  | -                      | 1.4                               | 10                                | mV                         | Power = high, Opamp bias = high setting is not allowed for 3.3 V V <sub>DD</sub> operation.  |
| TCV <sub>OSOA</sub>  | Average input offset voltage drift   | -                      | 7.0                               | 40.0                              | μV/°C                      |  |
| I <sub>EBOA</sub>    | Input leakage current (Port 0 analog pins)   | -                      | 200                               | -                                 | pА                         | Gross tested to 1 μA.  |
| C <sub>INOA</sub>    | Input capacitance (Port 0 analog pins)   | _                      | 4.5                               | 9.5                               | pF                         | Package and pin dependent.<br>T <sub>A</sub> = 25 °C.  |
| $V_{CMOA}$           | Common-mode voltage range  | 0                      | _                                 | $V_{DD}$                          | V                          |  |
| CMRR <sub>OA</sub>   | Common-mode rejection ratio  | 60                     | -                                 | -                                 | dB                         | This specification is measured through the analog output buffer and therefore includes the limitations imposed by the characteristics of the analog output buffer. |
| G <sub>OLOA</sub>    | Open loop gain   | 80                     | _                                 | _                                 | dB                         |  |
| $V_{\text{OHIGHOA}}$ | High output voltage swing (internal signals)   | V <sub>DD</sub> – 0.01 | _                                 | _                                 | V                          |  |
| $V_{OLOWOA}$         | Low output voltage swing (internal signals)  | _                      | _                                 | 0.01                              | V                          |  |
| I <sub>SOA</sub>     | Supply current (including associated AGND buffer) Power = low, Opamp bias = low Power = low, Opamp bias = high Power = medium, Opamp bias = low Power = medium, Opamp bias = high Power = high, Opamp bias = low Power = high, Opamp bias = high | -<br>-<br>-<br>-<br>-  | 150<br>300<br>600<br>1200<br>2400 | 200<br>400<br>800<br>1600<br>3200 | μΑ<br>μΑ<br>μΑ<br>μΑ<br>μΑ | Power = high, Opamp bias = high setting is not allowed for 3.3 V V <sub>DD</sub> operation.  |
| PSRR <sub>OA</sub>   | Supply voltage rejection ratio   | 54                     | 80                                | _                                 | dB                         | $V_{SS} \le V_{IN} \le (V_{DD} - 2.25)$ or $(V_{DD} - 1.25 \text{ V}) \le VIN \le V_{DD}$  |

### DC Low-Power Comparator Specifications

Table 13 lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and  $-40\,^{\circ}\text{C} \le T_A \le 85\,^{\circ}\text{C}$ , 3.0 V to 3.6 V and  $-40\,^{\circ}\text{C} \le T_A \le 85\,^{\circ}\text{C}$ , or 2.4 V to 3.0 V and  $-40\,^{\circ}\text{C} \le T_A \le 85\,^{\circ}\text{C}$ , respectively. Typical parameters apply to 5 V at 25  $^{\circ}\text{C}$  and are for design guidance only.

Table 13. DC Low-Power Comparator Specifications

| Symbol              | Description  | Min | Тур | Max                 | Units | Notes |
|---------------------|--|-----|-----|---------------------|-------|-------|
| V <sub>REFLPC</sub> | Low-power comparator (LPC) reference voltage range | 0.2 | -   | V <sub>DD</sub> – 1 | ٧     |       |
| I <sub>SLPC</sub>   | LPC supply current                                 | -   | 10  | 40                  | μΑ    |       |
| V <sub>OSLPC</sub>  | LPC voltage offset                                 | 1   | 2.5 | 30                  | mV    |       |



# DC Analog Output Buffer Specifications

Table 14 and Table 15 on page 20 list guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and –40 °C  $\leq$  T<sub>A</sub>  $\leq$  85 °C, or 3.0 V to 3.6 V and –40 °C  $\leq$  T<sub>A</sub>  $\leq$  85 °C, respectively. Typical parameters apply to 5 V and 3.3 V at 25 °C and are for design guidance only.

Table 14. 5-V DC Analog Output Buffer Specifications

| Symbol               | Description  | Min  | Тур         | Max  | Units    | Notes  |
|----------------------|--|--|-------------|--|----------|--|
| V <sub>OSOB</sub>    | Input offset voltage (absolute value)  | _  | 3.2         | 18   | mV       |  |
| TCV <sub>OSOB</sub>  | Average input offset voltage drift   | _  | 5.5         | 26.0   | μV/°C    |  |
| V <sub>CMOB</sub>    | Common-mode input voltage range  | 0.5  | -           | V <sub>DD</sub> – 1.0                                      | V        |  |
| R <sub>OUTOB</sub>   | Output resistance Power = low Power = high   | -  | -<br>-      | 1 1  | $\Omega$ |  |
| V <sub>OHIGHOB</sub> | High output voltage swing (load = $32 \Omega$ to $V_{DD}/2$ ) Power = low Power = high | 0.5 × V <sub>DD</sub> + 1.3<br>0.5 × V <sub>DD</sub> + 1.3 | <u>-</u>    | _<br>_   | V        |  |
| V <sub>OLOWOB</sub>  | Low output voltage swing (load = $32 \Omega$ to $V_{DD}/2$ ) Power = low Power = high  | -<br>-   | _<br>_<br>_ | 0.5 × V <sub>DD</sub> – 1.3<br>0.5 × V <sub>DD</sub> – 1.3 | V<br>V   |  |
| I <sub>SOB</sub>     | Supply current including bias cell (no load) Power = low Power = high                  |  | 1.1<br>2.6  | 2<br>5   | mA<br>mA |  |
| PSRR <sub>OB</sub>   | Power supply rejection ratio   | 40   | 64          | _  | dB       |  |
| C <sub>L</sub>       | Load capacitance   | -  | _           | 200  | pF       | This specification applies to the external circuit driven by the analog output buffer. |



Table 15. 3.3-V DC Analog Output Buffer Specifications

| Symbol               | Description  | Min  | Тур         | Max  | Units          | Notes  |
|----------------------|--|--|-------------|--|----------------|--|
| V <sub>OSOB</sub>    | Input offset voltage (absolute value) Power = low Power = high                         |  | 3.2<br>6.0  | 20.0<br>25.0   | mV<br>mV       | High power setting is not recommended.   |
| TCV <sub>OSOB</sub>  | Average input offset voltage drift Power = low Power = high                            | _<br>_   | 8.0<br>12.0 | 32.0<br>41.0   | μV/°C<br>μV/°C |  |
| $V_{CMOB}$           | Common-mode input voltage range  | 0.5  | _           | V <sub>DD</sub> – 1.0                                      | V              |  |
| R <sub>OUTOB</sub>   | Output resistance Power = low Power = high   |  | _<br>_      | 10<br>10   | Ω              |  |
| V <sub>OHIGHOB</sub> | High output voltage swing (load = 1 kΩ to $V_{DD}/2$ ) Power = low Power = high        | 0.5 × V <sub>DD</sub> + 1.0<br>0.5 × V <sub>DD</sub> + 1.0 |             | _<br>_   | V<br>V         |  |
| V <sub>OLOWOB</sub>  | Low output voltage swing (load = 1 k $\Omega$ to $V_{DD}/2$ ) Power = low Power = high | -<br>-   | _<br>_      | 0.5 × V <sub>DD</sub> – 1.0<br>0.5 × V <sub>DD</sub> – 1.0 | V              |  |
| I <sub>SOB</sub>     | Supply current including bias cell (no load) Power = low Power = high                  | _<br>_   | 0.8<br>2.0  | 1<br>5   | mA<br>mA       |  |
| PSRR <sub>OB</sub>   | Power supply rejection ratio   | 60   | 64          | _  | dB             |  |
| C <sub>L</sub>       | Load capacitance   | -  | -           | 200  | pF             | This specification applies to the external circuit driven by the analog output buffer. |



### DC Analog Reference Specifications

Table 16 and Table 17 on page 25 list guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and –40 °C  $\leq$  T<sub>A</sub>  $\leq$  85 °C, or 3.0 V to 3.6 V and –40 °C  $\leq$  T<sub>A</sub>  $\leq$  85 °C, respectively. Typical parameters apply to 5 V and 3.3 V at 25 °C and are for design guidance only.

The guaranteed specifications for RefHI and RefLO are measured through the analog continuous time PSoC blocks. The power levels for RefHI and RefLO refer to the analog reference control register. AGND is measured at P2[4] in AGND bypass mode. Each analog continuous time PSoC block adds a maximum of 10 mV additional offset error to guaranteed AGND specifications from the local AGND buffer. Reference control power can be set to medium or high unless otherwise noted.

**Note** Avoid using P2[4] for digital signaling when using an analog resource that depends on the analog reference. Some coupling of the digital signal may appear on the AGND.

Table 16. 5-V DC Analog Reference Specifications

| Reference<br>ARF_CR[5:3] | Reference Power<br>Settings | Symbol      | Reference | Description                  | Min                        | Тур                        | Max                        | Unit |
|--------------------------|-----------------------------|-------------|-----------|------------------------------|----------------------------|----------------------------|----------------------------|------|
|                          | RefPower = High             | $V_{REFHI}$ | Ref High  | V <sub>DD</sub> /2 + Bandgap | V <sub>DD</sub> /2 + 1.228 | V <sub>DD</sub> /2 + 1.290 | V <sub>DD</sub> /2 + 1.352 | V    |
|                          | Opamp bias = High           | $V_{AGND}$  | AGND      | V <sub>DD</sub> /2           | $V_{DD}/2 - 0.078$         | V <sub>DD</sub> /2 – 0.007 | V <sub>DD</sub> /2 + 0.063 | V    |
|                          |                             | $V_{REFLO}$ | Ref Low   | V <sub>DD</sub> /2 – Bandgap | V <sub>DD</sub> /2 – 1.336 | V <sub>DD</sub> /2 – 1.295 | V <sub>DD</sub> /2 – 1.250 | V    |
|                          | RefPower = High             | $V_{REFHI}$ | Ref High  | V <sub>DD</sub> /2 + Bandgap | V <sub>DD</sub> /2 + 1.224 | V <sub>DD</sub> /2 + 1.293 | V <sub>DD</sub> /2 + 1.356 | V    |
|                          | Opamp bias = Low            | $V_{AGND}$  | AGND      | V <sub>DD</sub> /2           | V <sub>DD</sub> /2 – 0.056 | V <sub>DD</sub> /2 – 0.005 | $V_{DD}/2 + 0.043$         | V    |
| 0b000                    |                             | $V_{REFLO}$ | Ref Low   | V <sub>DD</sub> /2 – Bandgap | V <sub>DD</sub> /2 – 1.338 | V <sub>DD</sub> /2 – 1.298 | V <sub>DD</sub> /2 – 1.255 | V    |
| 00000                    | RefPower = Med              | $V_{REFHI}$ | Ref High  | V <sub>DD</sub> /2 + Bandgap | V <sub>DD</sub> /2 + 1.226 | V <sub>DD</sub> /2 + 1.293 | V <sub>DD</sub> /2 + 1.356 | V    |
|                          | Opamp bias = High           | $V_{AGND}$  | AGND      | V <sub>DD</sub> /2           | V <sub>DD</sub> /2 – 0.057 | V <sub>DD</sub> /2 – 0.006 | $V_{DD}/2 + 0.044$         | V    |
|                          |                             | $V_{REFLO}$ | Ref Low   | V <sub>DD</sub> /2 – Bandgap | V <sub>DD</sub> /2 – 1.337 | V <sub>DD</sub> /2 – 1.298 | V <sub>DD</sub> /2 – 1.256 | V    |
|                          | RefPower = Med              | $V_{REFHI}$ | Ref High  | V <sub>DD</sub> /2 + Bandgap | V <sub>DD</sub> /2 + 1.226 | V <sub>DD</sub> /2 + 1.294 | V <sub>DD</sub> /2 + 1.359 | V    |
|                          |                             | $V_{AGND}$  | AGND      | V <sub>DD</sub> /2           | V <sub>DD</sub> /2 – 0.047 | $V_{DD}/2 - 0.004$         | $V_{DD}/2 + 0.035$         | V    |
|                          |                             | $V_{REFLO}$ | Ref Low   | V <sub>DD</sub> /2 – Bandgap | V <sub>DD</sub> /2 – 1.338 | V <sub>DD</sub> /2 – 1.299 | V <sub>DD</sub> /2 – 1.258 | V    |



 Table 16. 5-V DC Analog Reference Specifications(continued)

| Reference<br>ARF_CR[5:3] | Reference Power<br>Settings          | Symbol             | Reference | Description   | Min                        | Тур                        | Max                        | Unit |
|--------------------------|--------------------------------------|--------------------|-----------|---|----------------------------|----------------------------|----------------------------|------|
|                          | RefPower = High<br>Opamp bias = High | V <sub>REFHI</sub> | Ref High  | P2[4] + P2[6]<br>(P2[4] = V <sub>DD</sub> /2,<br>P2[6] = 1.3 V) | P2[4] + P2[6] -<br>0.085   | P2[4] + P2[6] –<br>0.016   | P2[4] + P2[6]<br>+ 0.044   | V    |
|                          |                                      | $V_{AGND}$         | AGND      | P2[4]   | P2[4]                      | P2[4]                      | P2[4]                      | _    |
|                          |                                      | V <sub>REFLO</sub> | Ref Low   | P2[4] – P2[6]<br>(P2[4] = V <sub>DD</sub> /2,<br>P2[6] = 1.3 V) | P2[4] – P2[6] –<br>0.022   | P2[4] – P2[6] +<br>0.010   | P2[4]-P2[6]+<br>0.055      | V    |
|                          | RefPower = High<br>Opamp bias = Low  | V <sub>REFHI</sub> | Ref High  | P2[4] + P2[6]<br>(P2[4] = V <sub>DD</sub> /2,<br>P2[6] = 1.3 V) | P2[4] + P2[6] -<br>0.077   | P2[4] + P2[6] –<br>0.010   | P2[4] + P2[6]<br>+ 0.051   | V    |
|                          |                                      | $V_{AGND}$         | AGND      | P2[4]   | P2[4]                      | P2[4]                      | P2[4]                      | _    |
| 05004                    |                                      | V <sub>REFLO</sub> | Ref Low   | P2[4] – P2[6]<br>(P2[4] = V <sub>DD</sub> /2,<br>P2[6] = 1.3 V) | P2[4] – P2[6] –<br>0.022   | P2[4] – P2[6] +<br>0.005   | P2[4]-P2[6]+<br>0.039      | V    |
| 0b001                    | RefPower = Med<br>Opamp bias = High  | V <sub>REFHI</sub> | Ref High  | P2[4] + P2[6]<br>(P2[4] = V <sub>DD</sub> /2,<br>P2[6] = 1.3 V) | P2[4] + P2[6] -<br>0.070   | P2[4] + P2[6] -<br>0.010   | P2[4] + P2[6]<br>+ 0.050   | V    |
|                          |                                      | V <sub>AGND</sub>  | AGND      | P2[4]   | P2[4]                      | P2[4]                      | P2[4]                      | _    |
|                          |                                      | V <sub>REFLO</sub> | Ref Low   | P2[4] – P2[6]<br>(P2[4] = V <sub>DD</sub> /2,<br>P2[6] = 1.3 V) | P2[4] – P2[6] –<br>0.022   | P2[4] – P2[6] +<br>0.005   | P2[4]-P2[6]+<br>0.039      | V    |
|                          | RefPower = Med<br>Opamp bias = Low   | V <sub>REFHI</sub> | Ref High  | P2[4] + P2[6]<br>(P2[4] = V <sub>DD</sub> /2,<br>P2[6] = 1.3 V) | P2[4] + P2[6] -<br>0.070   | P2[4] + P2[6] -<br>0.007   | P2[4] + P2[6]<br>+ 0.054   | V    |
|                          |                                      | $V_{AGND}$         | AGND      | P2[4]   | P2[4]                      | P2[4]                      | P2[4]                      | _    |
|                          |                                      | V <sub>REFLO</sub> | Ref Low   | P2[4] – P2[6]<br>(P2[4] = V <sub>DD</sub> /2,<br>P2[6] = 1.3 V) | P2[4] – P2[6] –<br>0.022   | P2[4] – P2[6] +<br>0.002   | P2[4]-P2[6]+<br>0.032      | V    |
|                          | RefPower = High                      | $V_{REFHI}$        | Ref High  | $V_{DD}$  | V <sub>DD</sub> – 0.037    | V <sub>DD</sub> – 0.009    | $V_{DD}$                   | V    |
|                          | Opamp bias = High                    | $V_{AGND}$         | AGND      | V <sub>DD</sub> /2  | V <sub>DD</sub> /2 – 0.061 | V <sub>DD</sub> /2 – 0.006 | V <sub>DD</sub> /2 + 0.047 | V    |
|                          |                                      | V <sub>REFLO</sub> | Ref Low   | V <sub>SS</sub>   | V <sub>SS</sub>            | V <sub>SS</sub> + 0.007    | V <sub>SS</sub> + 0.028    | V    |
|                          | RefPower = High                      | V <sub>REFHI</sub> | Ref High  | $V_{DD}$  | V <sub>DD</sub> – 0.039    | V <sub>DD</sub> – 0.006    | V <sub>DD</sub>            | V    |
|                          | Opamp bias = Low                     | $V_{AGND}$         | AGND      | V <sub>DD</sub> /2  | V <sub>DD</sub> /2 – 0.049 | V <sub>DD</sub> /2 – 0.005 | $V_{DD}/2 + 0.036$         | V    |
| 0b010                    |                                      | $V_{REFLO}$        | Ref Low   | $V_{SS}$  | $V_{SS}$                   | V <sub>SS</sub> + 0.005    | V <sub>SS</sub> + 0.019    | V    |
|                          | RefPower = Med                       | V <sub>REFHI</sub> | Ref High  | $V_{DD}$  | V <sub>DD</sub> – 0.037    | V <sub>DD</sub> – 0.007    | $V_{DD}$                   | V    |
|                          | Opamp bias = High                    | $V_{AGND}$         | AGND      | V <sub>DD</sub> /2  | $V_{DD}/2 - 0.054$         | $V_{DD}/2 - 0.005$         | $V_{DD}/2 + 0.041$         | V    |
|                          |                                      | V <sub>REFLO</sub> | Ref Low   | V <sub>SS</sub>   | V <sub>SS</sub>            | V <sub>SS</sub> + 0.006    | V <sub>SS</sub> + 0.024    | V    |
|                          | RefPower = Med                       | $V_{REFHI}$        | Ref High  | $V_{DD}$  | V <sub>DD</sub> – 0.042    | V <sub>DD</sub> – 0.005    | $V_{DD}$                   | V    |
|                          | Opamp bias = Low                     | $V_{AGND}$         | AGND      | V <sub>DD</sub> /2  | V <sub>DD</sub> /2 – 0.046 | $V_{DD}/2 - 0.004$         | $V_{DD}/2 + 0.034$         | V    |
|                          |                                      | $V_{REFLO}$        | Ref Low   | $V_{SS}$  | V <sub>SS</sub>            | $V_{SS} + 0.004$           | $V_{SS} + 0.017$           | V    |



 Table 16. 5-V DC Analog Reference Specifications

| Reference<br>ARF_CR[5:3] | Reference Power<br>Settings          | Symbol             | Reference | Description                               | Min           | Тур           | Max           | Unit |
|--------------------------|--------------------------------------|--------------------|-----------|---|---------------|---------------|---------------|------|
|                          | RefPower = High                      | V <sub>REFHI</sub> | Ref High  | 3 × Bandgap                               | 3.788         | 3.891         | 3.986         | V    |
|                          | Opamp bias = High                    | $V_{AGND}$         | AGND      | 2 × Bandgap                               | 2.500         | 2.604         | 2.699         | V    |
|                          |                                      | $V_{REFLO}$        | Ref Low   | Bandgap                                   | 1.257         | 1.306         | 1.359         | V    |
|                          | RefPower = High                      | $V_{REFHI}$        | Ref High  | 3 × Bandgap                               | 3.792         | 3.893         | 3.982         | V    |
|                          | Opamp bias = Low                     | $V_{AGND}$         | AGND      | 2 × Bandgap                               | 2.518         | 2.602         | 2.692         | V    |
| 0b011                    |                                      | $V_{REFLO}$        | Ref Low   | Bandgap                                   | 1.256         | 1.302         | 1.354         | V    |
| 00011                    | RefPower = Med                       | $V_{REFHI}$        | Ref High  | 3 × Bandgap                               | 3.795         | 3.894         | 3.993         | V    |
|                          | Opamp bias = High                    | $V_{AGND}$         | AGND      | 2 × Bandgap                               | 2.516         | 2.603         | 2.698         | V    |
|                          | RefPower = Med                       | $V_{REFLO}$        | Ref Low   | Bandgap                                   | 1.256         | 1.303         | 1.353         | V    |
|                          |                                      | V <sub>REFHI</sub> | Ref High  | 3 × Bandgap                               | 3.792         | 3.895         | 3.986         | V    |
|                          | Opamp bias = Low                     | V <sub>AGND</sub>  | AGND      | 2 × Bandgap                               | 2.522         | 2.602         | 2.685         | V    |
|                          |                                      | V <sub>REFLO</sub> | Ref Low   | Bandgap                                   | 1.255         | 1.301         | 1.350         | V    |
|                          | RefPower = High<br>Opamp bias = High | V <sub>REFHI</sub> | Ref High  | 2 × Bandgap +<br>P2[6] (P2[6] =<br>1.3 V) | 2.495 + P2[6] | 2.586 + P2[6] | 2.657 + P2[6] | V    |
|                          |                                      | $V_{AGND}$         | AGND      | 2 × Bandgap                               | 2.502         | 2.604         | 2.719         | V    |
|                          |                                      | V <sub>REFLO</sub> | Ref Low   | 2 × Bandgap –<br>P2[6] (P2[6] =<br>1.3 V) | 2.531 – P2[6] | 2.611 – P2[6] | 2.681 – P2[6] | V    |
|                          | RefPower = High<br>Opamp bias = Low  | V <sub>REFHI</sub> | Ref High  | 2 × Bandgap +<br>P2[6] (P2[6] =<br>1.3 V) | 2.500 + P2[6] | 2.591 + P2[6] | 2.662 + P2[6] | V    |
|                          |                                      | V <sub>AGND</sub>  | AGND      | 2 × Bandgap                               | 2.519         | 2.602         | 2.693         | V    |
| 0b100                    |                                      | V <sub>REFLO</sub> | Ref Low   | 2 × Bandgap –<br>P2[6] (P2[6] =<br>1.3 V) | 2.530 – P2[6] | 2.605 – P2[6] | 2.666 - P2[6] | V    |
| 00100                    | RefPower = Med<br>Opamp bias = High  | V <sub>REFHI</sub> | Ref High  | 2 × Bandgap +<br>P2[6] (P2[6] =<br>1.3 V) | 2.503 + P2[6] | 2.592 + P2[6] | 2.662 + P2[6] | V    |
|                          |                                      | $V_{AGND}$         | AGND      | 2 × Bandgap                               | 2.517         | 2.603         | 2.698         | V    |
|                          |                                      | V <sub>REFLO</sub> | Ref Low   | 2 × Bandgap –<br>P2[6] (P2[6] =<br>1.3 V) | 2.529 – P2[6] | 2.606 - P2[6] | 2.665 – P2[6] | V    |
|                          | RefPower = Med<br>Opamp bias = Low   | V <sub>REFHI</sub> | Ref High  | 2 × Bandgap +<br>P2[6] (P2[6] =<br>1.3 V) | 2.505 + P2[6] | 2.594 + P2[6] | 2.665 + P2[6] | V    |
|                          |                                      | $V_{AGND}$         | AGND      | 2 × Bandgap                               | 2.525         | 2.602         | 2.685         | V    |
|                          |                                      | V <sub>REFLO</sub> | Ref Low   | 2 × Bandgap –<br>P2[6] (P2[6] =<br>1.3 V) | 2.528 – P2[6] | 2.603 - P2[6] | 2.661 – P2[6] | V    |



 Table 16. 5-V DC Analog Reference Specifications

| Reference<br>ARF_CR[5:3] | Reference Power<br>Settings          | Symbol             | Reference | Description                               | Min             | Тур                     | Max                     | Unit |
|--------------------------|--------------------------------------|--------------------|-----------|---|-----------------|-------------------------|-------------------------|------|
|                          | RefPower = High<br>Opamp bias = High | V <sub>REFHI</sub> | Ref High  | P2[4] + Bandgap<br>(P2[4] = $V_{DD}/2$ )  | P2[4] + 1.222   | P2[4] + 1.290           | P2[4] + 1.343           | V    |
|                          |                                      | V <sub>AGND</sub>  | AGND      | P2[4]                                     | P2[4]           | P2[4]                   | P2[4]                   | _    |
|                          |                                      | V <sub>REFLO</sub> | Ref Low   | P2[4] - Bandgap<br>( $P2[4] = V_{DD}/2$ ) | P2[4] - 1.331   | P2[4] – 1.295           | P2[4] - 1.254           | V    |
|                          | RefPower = High<br>Opamp bias = Low  | V <sub>REFHI</sub> | Ref High  | P2[4] + Bandgap<br>(P2[4] = $V_{DD}/2$ )  | P2[4] + 1.226   | P2[4] + 1.293           | P2[4] + 1.347           | V    |
|                          |                                      | $V_{AGND}$         | AGND      | P2[4]                                     | P2[4]           | P2[4]                   | P2[4]                   | _    |
| 0b101                    |                                      | V <sub>REFLO</sub> | Ref Low   | P2[4] - Bandgap<br>(P2[4] = $V_{DD}/2$ )  | P2[4] – 1.331   | P2[4] - 1.298           | P2[4] - 1.259           | V    |
|                          | RefPower = Med<br>Opamp bias = High  | V <sub>REFHI</sub> | Ref High  | P2[4] + Bandgap<br>(P2[4] = $V_{DD}/2$ )  | P2[4] + 1.227   | P2[4] + 1.294           | P2[4] + 1.347           | V    |
|                          |                                      | $V_{AGND}$         | AGND      | P2[4]                                     | P2[4]           | P2[4]                   | P2[4]                   | _    |
|                          |                                      | V <sub>REFLO</sub> | Ref Low   | P2[4] - Bandgap<br>(P2[4] = $V_{DD}/2$ )  | P2[4] - 1.331   | P2[4] - 1.298           | P2[4] - 1.259           | V    |
|                          | RefPower = Med<br>Opamp bias = Low   | $V_{REFHI}$        | Ref High  | P2[4] + Bandgap<br>(P2[4] = $V_{DD}/2$ )  | P2[4] + 1.228   | P2[4] + 1.295           | P2[4] + 1.349           | V    |
|                          |                                      | $V_{AGND}$         | AGND      | P2[4]                                     | P2[4]           | P2[4]                   | P2[4]                   | _    |
|                          |                                      | V <sub>REFLO</sub> | Ref Low   | P2[4] - Bandgap<br>(P2[4] = $V_{DD}/2$ )  | P2[4] - 1.332   | P2[4] - 1.299           | P2[4] - 1.260           | V    |
|                          | RefPower = High<br>Opamp bias = High | $V_{REFHI}$        | Ref High  | 2 × Bandgap                               | 2.535           | 2.598                   | 2.644                   | V    |
|                          |                                      | $V_{AGND}$         | AGND      | Bandgap                                   | 1.227           | 1.305                   | 1.398                   | V    |
|                          |                                      | $V_{REFLO}$        | Ref Low   | $V_{SS}$                                  | V <sub>SS</sub> | V <sub>SS</sub> + 0.009 | V <sub>SS</sub> + 0.038 | V    |
|                          | RefPower = High<br>Opamp bias = Low  | $V_{REFHI}$        | Ref High  | 2 × Bandgap                               | 2.530           | 2.598                   | 2.643                   | V    |
|                          |                                      | $V_{AGND}$         | AGND      | Bandgap                                   | 1.244           | 1.303                   | 1.370                   | V    |
| 0b110                    |                                      | V <sub>REFLO</sub> | Ref Low   | $V_{SS}$                                  | V <sub>SS</sub> | V <sub>SS</sub> + 0.005 | V <sub>SS</sub> + 0.024 | V    |
| ODTIO                    | RefPower = Med                       | V <sub>REFHI</sub> | Ref High  | 2 × Bandgap                               | 2.532           | 2.598                   | 2.644                   | V    |
|                          | Opamp bias = High                    | $V_{AGND}$         | AGND      | Bandgap                                   | 1.239           | 1.304                   | 1.380                   | V    |
|                          |                                      | V <sub>REFLO</sub> | Ref Low   | $V_{SS}$                                  | V <sub>SS</sub> | V <sub>SS</sub> + 0.006 | V <sub>SS</sub> + 0.026 | V    |
|                          | RefPower = Med                       | $V_{REFHI}$        | Ref High  | 2 × Bandgap                               | 2.528           | 2.598                   | 2.645                   | V    |
|                          | Opamp bias = Low                     | $V_{AGND}$         | AGND      | Bandgap                                   | 1.249           | 1.302                   | 1.362                   | V    |
|                          |                                      | $V_{REFLO}$        | Ref Low   | $V_{SS}$                                  | V <sub>SS</sub> | V <sub>SS</sub> + 0.004 | V <sub>SS</sub> + 0.018 | V    |
|                          | RefPower = High                      | $V_{REFHI}$        | Ref High  | 3.2 × Bandgap                             | 4.041           | 4.155                   | 4.234                   | V    |
|                          | Opamp bias = High                    | $V_{AGND}$         | AGND      | 1.6 × Bandgap                             | 1.998           | 2.083                   | 2.183                   | V    |
|                          |                                      | $V_{REFLO}$        | Ref Low   | $V_{SS}$                                  | V <sub>SS</sub> | V <sub>SS</sub> + 0.010 | V <sub>SS</sub> + 0.038 | V    |
|                          | RefPower = High                      | $V_{REFHI}$        | Ref High  | 3.2 × Bandgap                             | 4.047           | 4.153                   | 4.236                   | V    |
|                          | Opamp bias = Low                     | $V_{AGND}$         | AGND      | 1.6 × Bandgap                             | 2.012           | 2.082                   | 2.157                   | V    |
| 0b111                    |                                      | V <sub>REFLO</sub> | Ref Low   | V <sub>SS</sub>                           | V <sub>SS</sub> | V <sub>SS</sub> + 0.006 | V <sub>SS</sub> + 0.024 | V    |
| ווועט                    | RefPower = Med                       | $V_{REFHI}$        | Ref High  | 3.2 × Bandgap                             | 4.049           | 4.154                   | 4.238                   | V    |
|                          | Opamp bias = High                    | $V_{AGND}$         | AGND      | 1.6 × Bandgap                             | 2.008           | 2.083                   | 2.165                   | V    |
|                          |                                      | V <sub>REFLO</sub> | Ref Low   | V <sub>SS</sub>                           | V <sub>SS</sub> | V <sub>SS</sub> + 0.006 | V <sub>SS</sub> + 0.026 | V    |
|                          | RefPower = Med                       | V <sub>REFHI</sub> | Ref High  | 3.2 × Bandgap                             | 4.047           | 4.154                   | 4.238                   | V    |
|                          | Opamp bias = Low                     | $V_{AGND}$         | AGND      | 1.6 × Bandgap                             | 2.016           | 2.081                   | 2.150                   | V    |
|                          |                                      | V <sub>REFLO</sub> | Ref Low   | V <sub>SS</sub>                           | V <sub>SS</sub> | V <sub>SS</sub> + 0.004 | V <sub>SS</sub> + 0.018 | V    |



Table 17. 3.3-V DC Analog Reference Specifications

| Reference<br>ARF_CR[5:3] | Reference Power<br>Settings          | Symbol             | Reference | Description   | Min                        | Тур                        | Max                        | Unit |
|--------------------------|--------------------------------------|--------------------|-----------|---|----------------------------|----------------------------|----------------------------|------|
|                          |                                      | V <sub>REFHI</sub> | Ref High  | V <sub>DD</sub> /2 + BandGap                                    | V <sub>DD</sub> /2 + 1.225 | V <sub>DD</sub> /2 + 1.292 | V <sub>DD</sub> /2 + 1.361 | V    |
|                          | RefPower = High<br>Opamp bias = High | V <sub>AGND</sub>  | AGND      | V <sub>DD</sub> /2  | V <sub>DD</sub> /2 – 0.067 | V <sub>DD</sub> /2 – 0.002 | V <sub>DD</sub> /2 + 0.063 | V    |
|                          | Japan Parasa G                       | V <sub>REFLO</sub> | Ref Low   | V <sub>DD</sub> /2 – BandGap                                    | V <sub>DD</sub> /2 – 1.35  | V <sub>DD</sub> /2 – 1.293 | V <sub>DD</sub> /2 – 1.210 | V    |
|                          |                                      | $V_{REFHI}$        | Ref High  | V <sub>DD</sub> /2 + BandGap                                    | V <sub>DD</sub> /2 + 1.218 | V <sub>DD</sub> /2 + 1.294 | V <sub>DD</sub> /2 + 1.370 | V    |
|                          | RefPower = High<br>Opamp bias = Low  | V <sub>AGND</sub>  | AGND      | V <sub>DD</sub> /2  | V <sub>DD</sub> /2 – 0.038 | V <sub>DD</sub> /2 – 0.001 | V <sub>DD</sub> /2 + 0.035 | V    |
| 05.000                   |                                      | V <sub>REFLO</sub> | Ref Low   | V <sub>DD</sub> /2 – BandGap                                    | V <sub>DD</sub> /2 – 1.329 | V <sub>DD</sub> /2 – 1.296 | V <sub>DD</sub> /2 – 1.259 | V    |
| 0b000                    |                                      | $V_{REFHI}$        | Ref High  | V <sub>DD</sub> /2 + BandGap                                    | V <sub>DD</sub> /2 + 1.221 | V <sub>DD</sub> /2 + 1.294 | V <sub>DD</sub> /2 + 1.366 | V    |
|                          | RefPower = Med<br>Opamp bias = High  | V <sub>AGND</sub>  | AGND      | V <sub>DD</sub> /2  | V <sub>DD</sub> /2 – 0.050 | V <sub>DD</sub> /2 – 0.002 | V <sub>DD</sub> /2 + 0.046 | V    |
|                          |                                      | V <sub>REFLO</sub> | Ref Low   | V <sub>DD</sub> /2 – BandGap                                    | V <sub>DD</sub> /2 – 1.331 | V <sub>DD</sub> /2 – 1.296 | V <sub>DD</sub> /2 – 1.260 | ٧    |
|                          |                                      | $V_{REFHI}$        | Ref High  | V <sub>DD</sub> /2 + BandGap                                    | V <sub>DD</sub> /2 + 1.226 | V <sub>DD</sub> /2 + 1.295 | V <sub>DD</sub> /2 + 1.365 | V    |
|                          | RefPower = Med<br>Opamp bias = Low   | V <sub>AGND</sub>  | AGND      | V <sub>DD</sub> /2  | V <sub>DD</sub> /2 – 0.028 | V <sub>DD</sub> /2 – 0.001 | V <sub>DD</sub> /2 + 0.025 | V    |
|                          |                                      | V <sub>REFLO</sub> | Ref Low   | V <sub>DD</sub> /2 – BandGap                                    | V <sub>DD</sub> /2 – 1.329 | V <sub>DD</sub> /2 – 1.297 | V <sub>DD</sub> /2 – 1.262 | V    |
|                          |                                      | V <sub>REFHI</sub> | Ref High  | P2[4]+P2[6] (P2[4]<br>= V <sub>DD</sub> /2, P2[6] =<br>0.5 V)   | P2[4] + P2[6] -<br>0.098   | P2[4] + P2[6] -<br>0.018   | P2[4] + P2[6] +<br>0.055   | V    |
|                          | RefPower = High<br>Opamp bias = High | V <sub>AGND</sub>  | AGND      | P2[4]   | P2[4]                      | P2[4]                      | P2[4]                      | _    |
|                          |                                      | V <sub>REFLO</sub> | Ref Low   | P2[4] – P2[6] (P2[4]<br>= V <sub>DD</sub> /2, P2[6] =<br>0.5 V) | P2[4] – P2[6] –<br>0.055   | P2[4] – P2[6] +<br>0.013   | P2[4] – P2[6] +<br>0.086   | V    |
|                          |                                      | V <sub>REFHI</sub> | Ref High  | P2[4] + P2[6] (P2[4]<br>= V <sub>DD</sub> /2, P2[6] =<br>0.5 V) | P2[4] + P2[6] -<br>0.082   | P2[4] + P2[6] –<br>0.011   | P2[4] + P2[6] +<br>0.050   | V    |
|                          | RefPower = High<br>Opamp bias = Low  | V <sub>AGND</sub>  | AGND      | P2[4]   | P2[4]                      | P2[4]                      | P2[4]                      | _    |
| 0b001                    |                                      | V <sub>REFLO</sub> | Ref Low   | P2[4] – P2[6] (P2[4]<br>= V <sub>DD</sub> /2, P2[6] =<br>0.5 V) | P2[4] – P2[6] –<br>0.037   | P2[4] – P2[6] +<br>0.006   | P2[4] – P2[6] +<br>0.054   | V    |
| 05001                    |                                      | V <sub>REFHI</sub> | Ref High  | P2[4] + P2[6] (P2[4]<br>= V <sub>DD</sub> /2, P2[6] =<br>0.5 V) | P2[4] + P2[6] –<br>0.079   | P2[4] + P2[6] –<br>0.012   | P2[4] + P2[6] +<br>0.047   | V    |
|                          | RefPower = Med<br>Opamp bias = High  | $V_{AGND}$         | AGND      | P2[4]   | P2[4]                      | P2[4]                      | P2[4]                      | _    |
|                          |                                      | V <sub>REFLO</sub> | Ref Low   | P2[4]–P2[6] (P2[4]<br>= V <sub>DD</sub> /2, P2[6] =<br>0.5 V)   | P2[4] – P2[6] –<br>0.038   | P2[4] – P2[6] +<br>0.006   | P2[4] – P2[6] +<br>0.057   | V    |
|                          |                                      | V <sub>REFHI</sub> | Ref High  | P2[4]+P2[6] (P2[4]<br>= V <sub>DD</sub> /2, P2[6] =<br>0.5 V)   | P2[4] + P2[6] –<br>0.080   | P2[4] + P2[6] –<br>0.008   | P2[4] + P2[6] +<br>0.055   | V    |
|                          | RefPower = Med<br>Opamp bias = Low   | V <sub>AGND</sub>  | AGND      | P2[4]   | P2[4]                      | P2[4]                      | P2[4]                      | _    |
|                          | Opamp bias = Low                     | V <sub>REFLO</sub> | Ref Low   | P2[4]–P2[6] (P2[4]<br>= V <sub>DD</sub> /2, P2[6] =<br>0.5 V)   | P2[4] – P2[6] –<br>0.032   | P2[4] – P2[6] +<br>0.003   | P2[4] – P2[6] +<br>0.042   | V    |



Table 17. 3.3-V DC Analog Reference Specifications (continued)

| Reference<br>ARF_CR[5:3] | Reference Power<br>Settings                  | Symbol             | Reference | Description                                     | Min                        | Тур                        | Max                        | Unit |
|--------------------------|--|--------------------|-----------|---|----------------------------|----------------------------|----------------------------|------|
|                          |  | V <sub>REFHI</sub> | Ref High  | $V_{DD}$  | V <sub>DD</sub> – 0.06     | V <sub>DD</sub> – 0.010    | V <sub>DD</sub>            | V    |
|                          | RefPower = High<br>Opamp bias = High         | V <sub>AGND</sub>  | AGND      | V <sub>DD</sub> /2                              | V <sub>DD</sub> /2 - 0.05  | V <sub>DD</sub> /2 – 0.002 | V <sub>DD</sub> /2 + 0.040 | V    |
|                          |  | V <sub>REFLO</sub> | Ref Low   | Vss   | Vss                        | Vss + 0.009                | Vss + 0.056                | V    |
|                          |  | V <sub>REFHI</sub> | Ref High  | $V_{DD}$  | V <sub>DD</sub> – 0.060    | V <sub>DD</sub> – 0.006    | $V_{DD}$                   | V    |
|                          | RefPower = High<br>Opamp bias = Low          | $V_{AGND}$         | AGND      | V <sub>DD</sub> /2                              | V <sub>DD</sub> /2 – 0.028 | V <sub>DD</sub> /2 – 0.001 | V <sub>DD</sub> /2 + 0.025 | V    |
| 0b010                    |  | V <sub>REFLO</sub> | Ref Low   | Vss   | Vss                        | Vss + 0.005                | Vss + 0.034                | V    |
| 00010                    |  | V <sub>REFHI</sub> | Ref High  | $V_{DD}$  | V <sub>DD</sub> – 0.058    | V <sub>DD</sub> – 0.008    | $V_{DD}$                   | V    |
|                          | RefPower = Med<br>Opamp bias = High          | $V_{AGND}$         | AGND      | V <sub>DD</sub> /2                              | V <sub>DD</sub> /2 – 0.037 | V <sub>DD</sub> /2 – 0.002 | V <sub>DD</sub> /2 + 0.033 | V    |
|                          |  | V <sub>REFLO</sub> | Ref Low   | Vss   | Vss                        | Vss + 0.007                | Vss + 0.046                | V    |
|                          |  | V <sub>REFHI</sub> | Ref High  | $V_{DD}$  | V <sub>DD</sub> – 0.057    | V <sub>DD</sub> – 0.006    | $V_{DD}$                   | V    |
|                          | RefPower = Med<br>Opamp bias = Low           | $V_{AGND}$         | AGND      | V <sub>DD</sub> /2                              | V <sub>DD</sub> /2 – 0.025 | V <sub>DD</sub> /2 – 0.001 | V <sub>DD</sub> /2 + 0.022 | V    |
|                          |  | V <sub>REFLO</sub> | Ref Low   | Vss   | Vss                        | Vss + 0.004                | Vss + 0.030                | V    |
| 0b011                    | All power settings.<br>Not allowed for 3.3 V | _                  | _         | _   | _                          | _                          | _                          | _    |
| 0b100                    | All power settings.<br>Not allowed for 3.3 V | _                  | _         | _   | _                          | _                          | _                          | _    |
|                          | PofPowor - High                              | V <sub>REFHI</sub> | Ref High  | P2[4] + BandGap<br>(P2[4] = V <sub>DD</sub> /2) | P2[4] + 1.213              | P2[4] + 1.291              | P2[4] + 1.367              | V    |
|                          | RefPower = High<br>Opamp bias = High         | $V_{AGND}$         | AGND      | P2[4]   | P2[4]                      | P2[4]                      | P2[4]                      | V    |
|                          |  | V <sub>REFLO</sub> | Ref Low   | P2[4] - BandGap<br>( $P2[4] = V_{DD}/2$ )       | P2[4] – 1.333              | P2[4] – 1.294              | P2[4] - 1.208              | V    |
|                          |  | V <sub>REFHI</sub> | Ref High  | P2[4] + BandGap<br>(P2[4] = V <sub>DD</sub> /2) | P2[4] + 1.217              | P2[4] + 1.294              | P2[4] + 1.368              | V    |
|                          | RefPower = High<br>Opamp bias = Low          | $V_{AGND}$         | AGND      | P2[4]   | P2[4]                      | P2[4]                      | P2[4]                      | V    |
| 0b101                    |  | V <sub>REFLO</sub> | Ref Low   | P2[4] – BandGap<br>(P2[4] = V <sub>DD</sub> /2) | P2[4] - 1.320              | P2[4] - 1.296              | P2[4] – 1.261              | V    |
| ODTOT                    |  | V <sub>REFHI</sub> | Ref High  | P2[4] + BandGap<br>(P2[4] = V <sub>DD</sub> /2) | P2[4] + 1.217              | P2[4] + 1.294              | P2[4] + 1.369              | V    |
|                          | RefPower = Med<br>Opamp bias = High          | V <sub>AGND</sub>  | AGND      | P2[4]   | P2[4]                      | P2[4]                      | P2[4]                      | V    |
|                          | ,      | V <sub>REFLO</sub> | Ref Low   | P2[4] – BandGap<br>(P2[4] = V <sub>DD</sub> /2) | P2[4] – 1.322              | P2[4] - 1.297              | P2[4] - 1.262              | V    |
|                          |  | V <sub>REFHI</sub> | Ref High  | P2[4] + BandGap<br>(P2[4] = V <sub>DD</sub> /2) | P2[4] + 1.219              | P2[4] + 1.295              | P2[4] + 1.37               | V    |
|                          | RefPower = Med<br>Opamp bias = Low           | V <sub>AGND</sub>  | AGND      | P2[4]   | P2[4]                      | P2[4]                      | P2[4]                      | V    |
|                          | Sparrip state Love                           | V <sub>REFLO</sub> | Ref Low   | P2[4] - BandGap<br>( $P2[4] = V_{DD}/2$ )       | P2[4] – 1.324              | P2[4] – 1.297              | P2[4] – 1.262              | V    |



Table 17. 3.3-V DC Analog Reference Specifications (continued)

| Reference<br>ARF_CR[5:3] | Reference Power<br>Settings                   | Symbol             | Reference | Description | Min   | Тур         | Max         | Unit |
|--------------------------|---|--------------------|-----------|-------------|-------|-------------|-------------|------|
|                          | RefPower = High<br>Opamp bias = High          | $V_{REFHI}$        | Ref High  | 2 × BandGap | 2.507 | 2.598       | 2.698       | V    |
|                          |   | $V_{AGND}$         | AGND      | BandGap     | 1.203 | 1.307       | 1.424       | V    |
|                          |   | V <sub>REFLO</sub> | Ref Low   | Vss         | Vss   | Vss + 0.012 | Vss + 0.067 | V    |
|                          |   | V <sub>REFHI</sub> | Ref High  | 2 × BandGap | 2.516 | 2.598       | 2.683       | V    |
|                          | RefPower = High<br>Opamp bias = Low           | V <sub>AGND</sub>  | AGND      | BandGap     | 1.241 | 1.303       | 1.376       | V    |
| 0b110                    |   | V <sub>REFLO</sub> | Ref Low   | Vss         | Vss   | Vss + 0.007 | Vss + 0.040 | V    |
| 05110                    | RefPower = Med<br>Opamp bias = High           | V <sub>REFHI</sub> | Ref High  | 2 × BandGap | 2.510 | 2.599       | 2.693       | V    |
|                          |   | V <sub>AGND</sub>  | AGND      | BandGap     | 1.240 | 1.305       | 1.374       | V    |
|                          |   | V <sub>REFLO</sub> | Ref Low   | Vss         | Vss   | Vss + 0.008 | Vss + 0.048 | V    |
|                          |   | V <sub>REFHI</sub> | Ref High  | 2 × BandGap | 2.515 | 2.598       | 2.683       | V    |
|                          | RefPower = Med<br>Opamp bias = Low            | V <sub>AGND</sub>  | AGND      | BandGap     | 1.258 | 1.302       | 1.355       | V    |
|                          |   | V <sub>REFLO</sub> | Ref Low   | Vss         | Vss   | Vss + 0.005 | Vss + 0.03  | V    |
| 0b111                    | All power settings.<br>Not allowed for 3.3 V. | _                  | _         | _           | -     | -           | _           | _    |

# DC Analog PSoC Block Specifications

Table 18 lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and  $-40~^{\circ}\text{C} \le T_{A} \le 85~^{\circ}\text{C}$ , or 3.0 V to 3.6 V and  $-40~^{\circ}\text{C} \le T_{A} \le 85~^{\circ}\text{C}$ , respectively. Typical parameters apply to 5 V and 3.3 V at 25  $^{\circ}\text{C}$  and are for design guidance only.

Table 18. DC Analog PSoC Block Specifications

| Symbol          | Description                           | Min | Тур  | Max | Units | Notes |
|-----------------|---------------------------------------|-----|------|-----|-------|-------|
| R <sub>CT</sub> | Resistor unit value (continuous time) | _   | 12.2 | _   | kΩ    |       |
| C <sub>SC</sub> | Capacitor unit value (switch cap)     | _   | 80   | _   | fF    |       |



# DC POR and LVD Specifications

Table 19 lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and  $-40~^{\circ}\text{C} \le T_{A} \le 85~^{\circ}\text{C}$ , or 3.0 V to 3.6 V and  $-40~^{\circ}\text{C} \le T_{A} \le 85~^{\circ}\text{C}$ , respectively. Typical parameters apply to 5 V and 3.3 V at 25  $^{\circ}\text{C}$  and are for design guidance only.

Table 19. DC POR and LVD Specifications

| Symbol   | Description  | Min  | Тур  | Max   | Units                                 | Notes |
|--|--|--|--|---|---------------------------------------|-------|
| V <sub>PPOR0</sub><br>V <sub>PPOR1</sub><br>V <sub>PPOR2</sub>       | V <sub>DD</sub> value for PPOR trip (negative ramp)<br>PORLEV[1:0] = 00b<br>PORLEV[1:0] = 01b<br>PORLEV[1:0] = 10b   | _<br>_<br>_  | 2.82<br>4.39<br>4.55   | 1 1 1   | V<br>V                                |       |
| V <sub>PH0</sub><br>V <sub>PH1</sub><br>V <sub>PH2</sub>             | PPOR hysteresis PORLEV[1:0] = 00b PORLEV[1:0] = 01b PORLEV[1:0] = 10b  | _<br>_<br>_  | 92<br>0<br>0   | _<br>_<br>_   | mV<br>mV<br>mV                        |       |
| VLVD0<br>VLVD1<br>VLVD2<br>VLVD3<br>VLVD4<br>VLVD5<br>VLVD6<br>VLVD7 | V <sub>DD</sub> value for LVD trip<br>VM[2:0] = 000b<br>VM[2:0] = 001b<br>VM[2:0] = 010b<br>VM[2:0] = 011b<br>VM[2:0] = 100b<br>VM[2:0] = 101b<br>VM[2:0] = 110b<br>VM[2:0] = 111b | 2.86<br>2.96<br>3.07<br>3.92<br>4.39<br>4.55<br>4.63<br>4.72 | 2.92<br>3.02<br>3.13<br>4.00<br>4.48<br>4.64<br>4.73<br>4.81 | 2.98 <sup>[7]</sup> 3.08 3.20 4.08 4.57 4.74 <sup>[8]</sup> 4.82 4.91 | > > > > > > > > > > > > > > > > > > > |       |

<sup>7.</sup> Always greater than 50 mV above PPOR (PORLEV = 00) for falling supply.

<sup>8.</sup> Always greater than 50 mV above PPOR (PORLEV = 10) for falling supply.



### DC Programming Specifications

Table 20 lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and  $-40 \,^{\circ}\text{C} \le \text{T}_{\text{A}} \le 85 \,^{\circ}\text{C}$ , or 3.0 V to 3.6 V and  $-40 \,^{\circ}\text{C} \le \text{T}_{\text{A}} \le 85 \,^{\circ}\text{C}$ , respectively. Typical parameters apply to  $5 \,^{\circ}\text{V}$  and  $3.3 \,^{\circ}\text{V}$  at  $25 \,^{\circ}\text{C}$  and are for design guidance only.

**Table 20. DC Programming Specifications** 

| Symbol                | Description   | Min                   | Тур | Max      | Units | Notes   |
|-----------------------|---|-----------------------|-----|----------|-------|---|
| V <sub>DDP</sub>      | V <sub>DD</sub> for programming and erase   | 4.5                   | 5.0 | 5.5      | V     | This specification applies to the functional requirements of external programmer tools. |
| V <sub>DDLV</sub>     | Low V <sub>DD</sub> for verify  | 3.0                   | 3.1 | 3.2      | V     | This specification applies to the functional requirements of external programmer tools. |
| V <sub>DDHV</sub>     | High V <sub>DD</sub> for verify   | 5.1                   | 5.2 | 5.3      | V     | This specification applies to the functional requirements of external programmer tools. |
| V <sub>DDIWRITE</sub> | Supply voltage for flash write operation  | 3.0                   | -   | 5.25     | V     | This specification applies to this device when it is executing internal flash writes.   |
| I <sub>DDP</sub>      | Supply current during programming or verify   | -                     | 10  | 30       | mA    |   |
| V <sub>ILP</sub>      | Input low voltage during programming or verify  | -                     | -   | 0.8      | V     |   |
| V <sub>IHP</sub>      | Input high voltage during programming or verify   | 2.1                   | -   | _        | V     |   |
| I <sub>ILP</sub>      | Input current when applying V <sub>ILP</sub> to P1[0] or P1[1] during programming or verify | -                     | _   | 0.2      | mA    | Driving internal pull-down resistor.  |
| I <sub>IHP</sub>      | Input current when applying V <sub>IHP</sub> to P1[0] or P1[1] during programming or verify | -                     | _   | 1.5      | mA    | Driving internal pull-down resistor.  |
| V <sub>OLV</sub>      | Output low voltage during programming or verify   | -                     | _   | 0.75     | V     |   |
| V <sub>OHV</sub>      | Output high voltage during programming or verify  | V <sub>DD</sub> – 1.0 | _   | $V_{DD}$ | V     |   |
| Flash <sub>ENPB</sub> | Flash endurance (per block) <sup>[9, 10]</sup>  | 1,000                 | _   | _        | _     | Erase/write cycles per block.   |
| Flash <sub>ENT</sub>  | Flash endurance (total) <sup>[10, 11]</sup>   | 512,000               | _   | _        | _     | Erase/write cycles.   |
| Flash <sub>DR</sub>   | Flash data retention  | 15                    | _   | _        | Years |   |

The erase/write cycle limit per block (Flash<sub>ENPB</sub>) is only guaranteed if the device operates within one voltage range. Voltage ranges are 3.0 V to 3.6 V and 4.75 V to 5.25 V.

<sup>10.</sup> For the full temperature range, the user must employ a temperature sensor user module (FlashTemp) or other temperature sensor, and feed the result to the temperature argument before writing. Refer to the Flash APIs Application Note AN2015 for more information.

<sup>11.</sup> The maximum total number of allowed erase/write cycles is the minimum Flash<sub>ENPB</sub> value multiplied by the number of flash blocks in the device.



# **AC Electrical Characteristics**

AC Chip-Level Specifications

Table 21 lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and  $-40 \,^{\circ}\text{C} \leq \text{T}_{\text{A}} \leq 85 \,^{\circ}\text{C}$ , or 3.0 V to 3.6 V and  $-40 \,^{\circ}\text{C} \leq \text{T}_{\text{A}} \leq 85 \,^{\circ}\text{C}$ , respectively. Typical parameters apply to 5 V and 3.3 V at  $25 \,^{\circ}\text{C}$  and are for design guidance only.

Table 21. AC Chip-Level Specifications

| Symbol                  | Description  | Min                   | Тур    | Max                     | Units | Notes   |
|-------------------------|--|-----------------------|--------|-------------------------|-------|---|
| F <sub>IMO24</sub>      | IMO frequency for 24 MHz                                     | 22.8 <sup>[12]</sup>  | 24     | 25.2 <sup>[12]</sup>    | MHz   | Trimmed for 5 V or 3.3 V operation using factory trim values. See Figure 5 on page 14. SLIMO mode = 0.  |
| F <sub>IMO6</sub>       | IMO frequency for 6 MHz                                      | 5.5 <sup>[12]</sup>   | 6      | 6.5 <sup>[12]</sup>     | MHz   | Trimmed for 5 V or 3.3 V operation using factory trim values. See Figure 5 on page 14. SLIMO mode = 1.  |
| F <sub>CPU1</sub>       | CPU frequency (5 V nominal)                                  | 0.089 <sup>[12]</sup> | _      | 25.2 <sup>[12]</sup>    | MHz   | $4.75 \text{ V} \le \text{V}_{DD} \le 5.25 \text{ V}.$ SLIMO mode = 0.  |
| F <sub>CPU2</sub>       | CPU frequency (3.3 V nominal)                                | 0.089 <sup>[12]</sup> | _      | 12.6 <sup>[12]</sup>    | MHz   | $3.0 \text{ V} \le \text{V}_{DD} \le 3.6 \text{ V}.$ SLIMO mode = 0.  |
| F <sub>BLK5</sub>       | Digital PSoC block frequency (5 V V <sub>DD</sub> nominal)   | 0                     | _      | 50.4 <sup>[12,13]</sup> | MHz   | Refer to AC Digital Block Specifications on page 35.  |
| F <sub>BLK33</sub>      | Digital PSoC block frequency (3.3 V V <sub>DD</sub> nominal) | 0                     | _      | 25.2 <sup>[12,13]</sup> | MHz   | Refer to AC Digital Block Specifications on page 35.  |
| F <sub>32K1</sub>       | ILO frequency  | 15                    | 32     | 64                      | kHz   | This specification applies when the ILO has been trimmed.   |
| F <sub>32KU</sub>       | ILO untrimmed frequency                                      | 5                     | _      | 100                     | kHz   | After a reset and before the M8C processor starts to execute, the ILO is not trimmed.   |
| F <sub>32K2</sub>       | ECO frequency  | -                     | 32.768 | _                       | kHz   | Accuracy is capacitor and crystal dependent. 50% duty cycle.  |
| F <sub>PLL</sub>        | PLL frequency  | -                     | 23.986 | _                       | MHz   | A multiple (x732) of crystal frequency.   |
| t <sub>PLLSLEW</sub>    | PLL lock time  | 0.5                   | _      | 10                      | ms    | Refer to Figure 7 on page 31.   |
| t <sub>PLLSLEWLOW</sub> | PLL lock time for low gain setting                           | 0.5                   | _      | 50                      | ms    | Refer to Figure 8 on page 31.   |
| tos                     | ECO startup to 1%  | -                     | 250    | 500                     | ms    | Refer to Figure 9 on page 31.   |
| tosacc                  | ECO startup to 100 ppm                                       | -                     | 300    | 600                     | ms    | The ECO frequency is within 100 ppm of its final value by the end of the t <sub>OSACC</sub> period. Correct operation assumes a properly loaded 1-µW maximum drive level, 32.768-kHz crystal. |
| t <sub>XRST</sub>       | External reset pulse width                                   | 10                    | _      | _                       | μS    |   |
| DC24M                   | 24 MHz duty cycle  | 40                    | 50     | 60                      | %     |   |
| DC <sub>ILO</sub>       | ILO duty cycle   | 20                    | 50     | 80                      | %     |   |
| Step24M                 | 24 MHz trim step size  |                       | 50     |                         | kHz   |   |
| Fout48M                 | 48 MHz output frequency                                      | 45.6 <sup>[12]</sup>  | 48.0   | 50.4 <sup>[12]</sup>    | MHz   |   |
| F <sub>MAX</sub>        | Maximum frequency of signal on row input or row output.      | -                     | _      | 12.6 <sup>[12]</sup>    | MHz   |   |
| SR <sub>POWERUP</sub>   | Power supply slew rate                                       | -                     | _      | 250                     | V/ms  | V <sub>DD</sub> slew rate during power up.  |
| t <sub>POWERUP</sub>    | Time between end of POR state and CPU code execution         | -                     | 16     | 100                     | ms    | Power up from 0 V.  |

<sup>12.</sup> Accuracy derived from IMO with appropriate trim for  $V_{DD}$  range.

<sup>13.</sup> See the individual user module data sheets for information on maximum frequencies for user modules.



Table 21. AC Chip-Level Specifications (continued)

| Symbol                    | Description  | Min | Тур | Max  | Units | Notes  |
|---------------------------|--|-----|-----|------|-------|--------|
| t <sub>JIT_IMO</sub> [14] | 24 MHz IMO cycle-to-cycle jitter (RMS)             | _   | 200 | 700  | ps    |        |
|                           | 24 MHz IMO long term N cycle-to-cycle jitter (RMS) | -   | 300 | 900  | ps    | N = 32 |
|                           | 24 MHz IMO period jitter (RMS)                     | _   | 100 | 400  | ps    |        |
| t <sub>JIT PLL</sub> [14] | PLL cycle-to-cycle jitter (RMS)                    | _   | 200 | 800  | ps    |        |
| _                         | PLL long term N cycle-to-cycle jitter (RMS)        | -   | 300 | 1200 | ps    | N = 32 |
|                           | PLL period jitter (RMS)                            | _   | 100 | 700  | ps    |        |

Figure 7. PLL Lock Timing Diagram




Figure 8. PLL Lock for Low Gain Setting Timing Diagram





Figure 9. External Crystal Oscillator Startup Timing Diagram





# AC GPIO Specifications

Table 22 lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and  $-40~^{\circ}\text{C} \le T_{A} \le 85~^{\circ}\text{C}$ , or 3.0 V to 3.6 V and  $-40~^{\circ}\text{C} \le T_{A} \le 85~^{\circ}\text{C}$ , respectively. Typical parameters apply to 5 V and 3.3 V at 25  $^{\circ}\text{C}$  and are for design guidance only.

Table 22. AC GPIO Specifications

| Symbol             | Description                                  | Min | Тур | Max                  | Units | Notes                                       |
|--------------------|--|-----|-----|----------------------|-------|---|
| F <sub>GPIO</sub>  | GPIO operating frequency                     | 0   | ı   | 12.6 <sup>[15]</sup> | MHz   | Normal strong mode                          |
| t <sub>RISEF</sub> | Rise time, normal strong mode, Cload = 50 pF | 3   | _   | 18                   | ns    | V <sub>DD</sub> = 4.75 to 5.25 V, 10% - 90% |
| t <sub>FALLF</sub> | Fall time, normal strong mode, Cload = 50 pF | 2   | _   | 18                   | ns    | V <sub>DD</sub> = 4.75 to 5.25 V, 10% - 90% |
| t <sub>RISES</sub> | Rise time, slow strong mode, Cload = 50 pF   | 10  | 27  | _                    | ns    | V <sub>DD</sub> = 3 to 5.25 V, 10% - 90%    |
| t <sub>FALLS</sub> | Fall time, slow strong mode, Cload = 50 pF   | 10  | 22  | _                    | ns    | V <sub>DD</sub> = 3 to 5.25 V, 10% - 90%    |




Figure 10. GPIO Timing Diagram

#### Note

15. Accuracy derived from IMO with appropriate trim for  $\ensuremath{V_{DD}}$  range.



# AC Operational Amplifier Specifications

Table 23 and Table 24 list guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and  $-40~^{\circ}\text{C} \le T_{A} \le 85~^{\circ}\text{C}$ , or 3.0 V to 3.6 V and  $-40~^{\circ}\text{C} \le T_{A} \le 85~^{\circ}\text{C}$ , respectively. Typical parameters apply to 5 V and 3.3 V at 25  $^{\circ}\text{C}$  and are for design guidance only.

Settling times, slew rates, and gain bandwidth are based on the analog CT PSoC block.

Power = high and Opamp bias = high is not supported at 3.3 V.

Table 23. 5-V AC Operational Amplifier Specifications

| Symbol            | Description   | Min  | Тур | Max  | Units    | Notes |
|-------------------|---|------|-----|------|----------|-------|
| t <sub>ROA</sub>  | Rising settling time to 0.1% for a 1-V step (10 pF load, unity gain)  |      |     |      |          |       |
|                   | Power = low, Opamp bias = low   | _    | _   | 3.9  | μS       |       |
|                   | Power = medium, Opamp bias = high                                     | _    | _   | 0.72 | μS       |       |
|                   | Power = high, Opamp bias = high                                       | _    | _   | 0.62 | μS       |       |
| t <sub>SOA</sub>  | Falling settling time to 0.1% for a 1-V step (10 pF load, unity gain) |      |     |      |          |       |
|                   | Power = low, Opamp bias = low   | _    | _   | 5.9  | μS       |       |
|                   | Power = medium, Opamp bias = high                                     | _    | _   | 0.92 | μS       |       |
|                   | Power = high, Opamp bias = high                                       | _    | _   | 0.72 | μS       |       |
| SR <sub>ROA</sub> | Rising slew rate (20% to 80%) of a 1-V step (10 pF load, unity gain)  |      |     |      |          |       |
|                   | Power = low, Opamp bias = low   | 0.15 | _   | _    | V/μs     |       |
|                   | Power = medium, Opamp bias = high                                     | 1.7  | _   | _    | V/μs     |       |
|                   | Power = high, Opamp bias = high                                       | 6.5  | _   | _    | V/μs     |       |
| SR <sub>FOA</sub> | Falling slew rate (80% to 20%) of a 1-V step (10 pF load, unity gain) |      |     |      |          |       |
|                   | Power = low, Opamp bias = low   | 0.01 | _   | _    | V/μs     |       |
|                   | Power = medium, Opamp bias = high                                     | 0.5  | _   | _    | V/μs     |       |
|                   | Power = high, Opamp bias = high                                       | 4.0  | _   | _    | V/μs     |       |
| BW <sub>OA</sub>  | Gain bandwidth product  |      |     |      |          |       |
| 5/1               | Power = low, Opamp bias = low   | 0.75 | _   | _    | MHz      |       |
|                   | Power = medium, Opamp bias = high                                     | 3.1  | _   | _    | MHz      |       |
|                   | Power = high, Opamp bias = high                                       | 5.4  | _   | _    | MHz      |       |
| E <sub>NOA</sub>  | Noise at 1 kHz (Power = medium, Opamp bias = high)                    | _    | 100 | _    | nV/rt-Hz |       |

Table 24. 3.3-V AC Operational Amplifier Specifications

| Symbol            | Description   | Min  | Тур | Max  | Units    | Notes |
|-------------------|---|------|-----|------|----------|-------|
| t <sub>ROA</sub>  | Rising settling time to 0.1% of a 1-V step (10 pF load, unity gain)   |      |     |      |          |       |
|                   | Power = low, Opamp bias = low   | _    | _   | 3.92 | μS       |       |
|                   | Power = medium, Opamp bias = high                                     | _    | _   | 0.72 | μS       |       |
| t <sub>SOA</sub>  | Falling settling time to 0.1% of a 1-V step (10 pF load, unity gain)  |      |     |      |          |       |
|                   | Power = low, Opamp bias = low   | _    | _   | 5.41 | μS       |       |
|                   | Power = medium, Opamp bias = high                                     | _    | _   | 0.72 | μS       |       |
| SR <sub>ROA</sub> | Rising slew rate (20% to 80%) of a 1-V step (10 pF load, unity gain)  |      |     |      |          |       |
|                   | Power = low, Opamp bias = low   | 0.31 | _   | _    | V/μs     |       |
|                   | Power = medium, Opamp bias = high                                     | 2.7  | _   | _    | V/μs     |       |
| SR <sub>FOA</sub> | Falling slew rate (80% to 20%) of a 1-V step (10 pF load, unity gain) |      |     |      |          |       |
|                   | Power = low, Opamp bias = low   | 0.24 | _   | _    | V/μs     |       |
|                   | Power = medium, Opamp bias = high                                     | 1.8  | _   | _    | V/μs     |       |
| $BW_{OA}$         | Gain bandwidth product  |      |     |      |          |       |
| 5/1               | Power = low, Opamp bias = low   | 0.67 | _   | _    | MHz      |       |
|                   | Power = medium, Opamp bias = high                                     | 2.8  | _   | _    | MHz      |       |
| E <sub>NOA</sub>  | Noise at 1 kHz (Power = medium, Opamp bias = high)                    | _    | 100 | _    | nV/rt-Hz |       |



When bypassed by a capacitor on P2[4], the noise of the analog ground signal distributed to each block is reduced by a factor of up to 5 (14 dB). This is at frequencies above the corner frequency defined by the on-chip 8.1 k $\Omega$  resistance and the external capacitor.




Figure 11. Typical AGND Noise with P2[4] Bypass

At low frequencies, the opamp noise is proportional to 1/f, power independent, and determined by device geometry. At high frequencies, increased power level reduces the noise spectrum level.




Figure 12. Typical Opamp Noise



### AC Low-Power Comparator Specifications

Table 25 lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and  $-40 \text{ °C} \leq T_A \leq 85 \text{ °C}$ , or 3.0 V to 3.6 V and  $-40 \text{ °C} \leq T_A \leq 85 \text{ °C}$ , respectively. Typical parameters apply to 5 V at 25 °C and are for design guidance only.

Table 25. AC Low-Power Comparator Specifications

| Symbol            | Description       | Min | Тур | Max | Units | Notes                                      |
|-------------------|-------------------|-----|-----|-----|-------|--|
| t <sub>RLPC</sub> | LPC response time | _   | -   | 50  | μS    | ≥ 50 mV overdrive comparator               |
|                   |                   |     |     |     |       | reference set within V <sub>REFLPC</sub> . |

### AC Digital Block Specifications

Table 26 lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and  $-40 \text{ °C} \leq T_A \leq 85 \text{ °C}$ , or 3.0 V to 3.6 V and  $-40 \text{ °C} \leq T_A \leq 85 \text{ °C}$ , respectively. Typical parameters apply to 5 V and 3.3 V at 25 °C and are for design guidance only.

Table 26. AC Digital Block Specifications

| Function             | Description                               | Min                | Тур | Max                  | Units | Notes   |
|----------------------|---|--------------------|-----|----------------------|-------|---|
| All functions        | Block input clock frequency               | •                  |     | •                    | •     |   |
|                      | V <sub>DD</sub> ≥ 4.75 V                  | _                  | _   | 50.4 <sup>[17]</sup> | MHz   |   |
|                      | V <sub>DD</sub> < 4.75 V                  | -                  | _   | 25.2 <sup>[17]</sup> | MHz   |   |
| Timer                | Input clock frequency                     | ı                  |     |                      |       |   |
|                      | No capture, V <sub>DD</sub> ≥ 4.75 V      | _                  | _   | 50.4 <sup>[17]</sup> | MHz   |   |
|                      | No capture, V <sub>DD</sub> < 4.75 V      | -                  | -   | 25.2 <sup>[17]</sup> | MHz   |   |
|                      | With capture                              | -                  | -   | 25.2 <sup>[17]</sup> | MHz   |   |
|                      | Capture pulse width                       | 50 <sup>[16]</sup> | _   | _                    | ns    | ]   |
| Counter              | Input clock frequency                     | •                  |     |                      | •     |   |
|                      | No enable input, V <sub>DD</sub> ≥ 4.75 V | -                  | _   | 50.4 <sup>[17]</sup> | MHz   |   |
|                      | No enable input, V <sub>DD</sub> < 4.75 V | _                  | _   | 25.2 <sup>[17]</sup> | MHz   |   |
|                      | With enable input                         | -                  | -   | 25.2 <sup>[17]</sup> | MHz   |   |
|                      | Enable input pulse width                  | 50 <sup>[16]</sup> | _   | _                    | ns    | 1   |
| Dead Band            | Kill pulse width                          |                    |     | •                    |       |   |
|                      | Asynchronous restart mode                 | 20                 | _   | _                    | ns    |   |
|                      | Synchronous restart mode                  | 50 <sup>[16]</sup> | _   | -                    | ns    |   |
|                      | Disable mode                              | 50 <sup>[16]</sup> | -   | -                    | ns    |   |
|                      | Input clock frequency                     |                    |     |                      |       |   |
|                      | $V_{DD} \ge 4.75 \text{ V}$               | _                  | _   | 50.4 <sup>[17]</sup> | MHz   |   |
|                      | V <sub>DD</sub> < 4.75 V                  | _                  | _   | 25.2 <sup>[17]</sup> | MHz   |   |
| CRCPRS               | Input clock frequency                     |                    |     |                      |       |   |
| (PRS Mode)           | $V_{DD} \ge 4.75 \text{ V}$               | _                  | _   | 50.4 <sup>[17]</sup> | MHz   |   |
|                      | V <sub>DD</sub> < 4.75 V                  | _                  | _   | 25.2 <sup>[17]</sup> | MHz   |   |
| CRCPRS<br>(CRC Mode) | Input clock frequency                     | _                  | -   | 25.2 <sup>[17]</sup> | MHz   |   |
| SPIM                 | Input clock frequency                     | -                  | ı   | 8.4 <sup>[17]</sup>  | MHz   | The SPI serial clock (SCLK) frequency is equal to the input clock frequency divided by 2. |
| SPIS                 | Input clock (SCLK) frequency              | -                  | ı   | 4.2 <sup>[17]</sup>  | MHz   | The input clock is the SPI SCLK in SPIS mode.   |
|                      | Width of SS_Negated between transmissions | 50 <sup>[16]</sup> | _   | _                    | ns    |   |
| Transmitter          | Input clock frequency                     | ı                  |     | ı                    | 1     | The baud rate is equal to the input   |
|                      | V <sub>DD</sub> ≥ 4.75 V, 2 stop bits     | -                  | _   | 50.4 <sup>[17]</sup> | MHz   | clock frequency divided by 8.   |
|                      | V <sub>DD</sub> ≥ 4.75 V, 1 stop bit      | -                  | -   | 25.2 <sup>[17]</sup> | MHz   | <u> </u>  |
|                      | V <sub>DD</sub> < 4.75 V                  | -                  | -   | 25.2 <sup>[17]</sup> | MHz   | 1   |

<sup>16.50</sup> ns minimum input pulse width is based on the input synchronizers running at 24 MHz (42 ns nominal period).

<sup>17.</sup> Accuracy derived from IMO with appropriate trim for V<sub>DD</sub> range.



Table 26. AC Digital Block Specifications (continued)

| Function | Description                           | Min | Тур | Max                  | Units | Notes                               |
|----------|---------------------------------------|-----|-----|----------------------|-------|-------------------------------------|
| Receiver | Input clock frequency                 |     |     |                      |       | The baud rate is equal to the input |
|          | V <sub>DD</sub> ≥ 4.75 V, 2 stop bits | _   | _   | 50.4 <sup>[18]</sup> | MHz   | clock frequency divided by 8.       |
|          | V <sub>DD</sub> ≥ 4.75 V, 1 stop bit  | _   | _   | 25.2 <sup>[18]</sup> | MHz   |                                     |
|          | V <sub>DD</sub> < 4.75 V              | _   | -   | 25.2 <sup>[18]</sup> | MHz   |                                     |

### AC Analog Output Buffer Specifications

Table 27 and Table 28 list guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and  $-40 \text{ °C} \le T_A \le 85 \text{ °C}$ , or 3.0 V to 3.6 V and  $-40 \text{ °C} \le T_A \le 85 \text{ °C}$ , respectively. Typical parameters apply to 5 V and 3.3 V at 25 °C and are for design guidance only.

Table 27. 5-V AC Analog Output Buffer Specifications

| Symbol            | Description   | Min          | Тур    | Max        | Units                    | Notes |
|-------------------|---|--------------|--------|------------|--------------------------|-------|
| t <sub>ROB</sub>  | Rising settling time to 0.1%, 1-V step, 100 pF load<br>Power = low<br>Power = high                | 1 1          | _<br>_ | 4<br>4     | μ <b>s</b><br>μ <b>s</b> |       |
| t <sub>SOB</sub>  | Falling settling time to 0.1%, 1-V step, 100 pF load<br>Power = low<br>Power = high               | 1 1          | -<br>- | 3.4<br>3.4 | μs<br>μs                 |       |
| SR <sub>ROB</sub> | Rising slew rate (20% to 80%), 1-V step, 100 pF load<br>Power = low<br>Power = high               | 0.5<br>0.5   | _<br>_ | _<br>_     | V/μs<br>V/μs             |       |
| SR <sub>FOB</sub> | Falling slew rate (80% to 20%), 1-V step, 100 pF load<br>Power = low<br>Power = high              | 0.55<br>0.55 | _<br>_ | _<br>_     | V/μs<br>V/μs             |       |
| BW <sub>OB</sub>  | Small signal bandwidth, 20 mV <sub>pp</sub> , 3 dB BW, 100 pF load<br>Power = low<br>Power = high | 0.8<br>0.8   | _<br>_ | _<br>_     | MHz<br>MHz               |       |
| BW <sub>OB</sub>  | Large signal bandwidth, 1 V <sub>pp</sub> , 3 dB BW, 100 pF load<br>Power = low<br>Power = high   | 300<br>300   | _<br>_ | -<br>-     | kHz<br>kHz               |       |

Table 28. 3.3-V AC Analog Output Buffer Specifications

| Symbol            | Description   | Min          | Тур    | Max        | Units        | Notes |
|-------------------|---|--------------|--------|------------|--------------|-------|
| t <sub>ROB</sub>  | Rising settling time to 0.1%, 1-V step, 100 pF load<br>Power = low<br>Power = high                | 1 1          | -      | 4.7<br>4.7 | μs<br>μs     |       |
| t <sub>SOB</sub>  | Falling settling time to 0.1%, 1-V step, 100 pF load<br>Power = low<br>Power = high               | 1 1          | -      | 4<br>4     | μs<br>μs     |       |
| SR <sub>ROB</sub> | Rising slew rate (20% to 80%), 1-V step, 100 pF load<br>Power = low<br>Power = high               | 0.36<br>0.36 | _<br>_ | _<br>_     | V/μs<br>V/μs |       |
| SR <sub>FOB</sub> | Falling slew rate (80% to 20%), 1-V step, 100 pF load<br>Power = low<br>Power = high              | 0.4<br>0.4   |        |            | V/μs<br>V/μs |       |
| BW <sub>OB</sub>  | Small signal bandwidth, 20 mV <sub>pp</sub> , 3 dB BW, 100 pF load<br>Power = low<br>Power = high | 0.7<br>0.7   | _<br>_ | _<br>_     | MHz<br>MHz   |       |
| BW <sub>OB</sub>  | Large signal bandwidth, 1 V <sub>pp</sub> , 3 dB BW, 100 pF load<br>Power = low<br>Power = high   | 200<br>200   | _<br>_ | _<br>_     | kHz<br>kHz   |       |

#### Note

Document Number: 001-12899 Rev. \*I

<sup>18.</sup> Accuracy derived from IMO with appropriate trim for V<sub>DD</sub> range.



## AC External Clock Specifications

Table 29 and Table 30 list guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and  $-40~^{\circ}\text{C} \le T_{A} \le 85~^{\circ}\text{C}$ , or 3.0 V to 3.6 V and  $-40~^{\circ}\text{C} \le T_{A} \le 85~^{\circ}\text{C}$ , respectively. Typical parameters apply to 5 V and 3.3 V at 25  $^{\circ}\text{C}$  and are for design guidance only.

Table 29. 5-V AC External Clock Specifications

| Symbol              | Description            | Min   | Тур | Max  | Units | Notes |
|---------------------|------------------------|-------|-----|------|-------|-------|
| F <sub>OSCEXT</sub> | Frequency              | 0.093 | -   | 24.6 | MHz   |       |
| -                   | High period            | 20.6  | _   | 5300 | ns    |       |
| _                   | Low period             | 20.6  | _   | _    | ns    |       |
| _                   | Power-up IMO to switch | 150   | _   | _    | μS    |       |

## Table 30. 3.3-V AC External Clock Specifications

| Symbol              | Description                                     | Min   | Тур | Max  | Units | Notes   |
|---------------------|---|-------|-----|------|-------|---|
| F <sub>OSCEXT</sub> | Frequency with CPU clock divide by 1            | 0.093 | -   | 12.3 | MHz   | Maximum CPU frequency is<br>12 MHz at 3.3 V. With the CPU<br>clock divider set to 1, the external<br>clock must adhere to the maximum<br>frequency and duty cycle<br>requirements.                                      |
| F <sub>OSCEXT</sub> | Frequency with CPU clock divide by 2 or greater | 0.093 | -   | 24.6 | MHz   | If the frequency of the external clock is greater than 12 MHz, the CPU clock divider must be set to 2 or greater. In this case, the CPU clock divider will ensure that the fifty percent duty cycle requirement is met. |
| _                   | High period with CPU Clock divide by 1          | 41.7  | _   | 5300 | ns    |   |
| _                   | Low period with CPU Clock divide by 1           | 41.7  | _   | _    | ns    |   |
| -                   | Power-up IMO to switch                          | 150   | _   | _    | μS    |   |



## AC Programming Specifications

Table 31 lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and  $-40~^{\circ}\text{C} \le T_{A} \le 85~^{\circ}\text{C}$ , or 3.0 V to 3.6 V and  $-40~^{\circ}\text{C} \le T_{A} \le 85~^{\circ}\text{C}$ , respectively. Typical parameters apply to 5 V and 3.3 V at 25  $^{\circ}\text{C}$  and are for design guidance only.

**Table 31. AC Programming Specifications** 

| Symbol              | Description   | Min | Тур | Max                 | Units | Notes                    |
|---------------------|---|-----|-----|---------------------|-------|--------------------------|
| t <sub>RSCLK</sub>  | Rise time of SCLK   | 1   | _   | 20                  | ns    |                          |
| t <sub>FSCLK</sub>  | Fall time of SCLK   | 1   | _   | 20                  | ns    |                          |
| t <sub>SSCLK</sub>  | Data setup time to falling edge of SCLK   | 40  | _   | _                   | ns    |                          |
| t <sub>HSCLK</sub>  | Data hold time from falling edge of SCLK  | 40  | -   | _                   | ns    |                          |
| F <sub>SCLK</sub>   | Frequency of SCLK   | 0   | _   | 8                   | MHz   |                          |
| t <sub>ERASEB</sub> | Flash erase time (block)  | _   | 10  | 40 <sup>[19]</sup>  | ms    |                          |
| t <sub>WRITE</sub>  | Flash block write time  | -   | 40  | 160 <sup>[19]</sup> | ms    |                          |
| t <sub>DSCLK</sub>  | Data out delay from falling edge of SCLK  | _   | _   | 45                  | ns    | V <sub>DD</sub> > 3.6    |
| t <sub>DSCLK3</sub> | Data out delay from falling edge of SCLK  | _   | _   | 50                  | ns    | $3.0 \le V_{DD} \le 3.6$ |
| t <sub>PRGH</sub>   | Total flash block program time ( $t_{\text{ERASEB}}$ + $t_{\text{WRITE}}$ ), hot  | _   | _   | 100 <sup>[19]</sup> | ms    | T <sub>J</sub> ≥ 0 °C    |
| t <sub>PRGC</sub>   | Total flash block program time ( $t_{\text{ERASEB}}$ + $t_{\text{WRITE}}$ ), cold | _   | _   | 200 <sup>[19]</sup> | ms    | T <sub>J</sub> < 0 °C    |

#### Note

<sup>19.</sup> For the full temperature range, the user must employ a temperature sensor user module (FlashTemp) or other temperature sensor, and feed the result to the temperature argument before writing. Refer to the Flash APIs Application Note AN2015 for more information.




## AC I<sup>2</sup>C Specifications

Table 32 lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and  $-40 \text{ °C} \leq \text{T}_{\text{A}} \leq 85 \text{ °C}$ , or 3.0 V to 3.6 V and  $-40 \text{ °C} \leq \text{T}_{\text{A}} \leq 85 \text{ °C}$ , respectively. Typical parameters apply to 5 V and 3.3 V at 25 °C and are for design guidance only.

Table 32. AC Characteristics of the I<sup>2</sup>C SDA and SCL Pins

| Cumbal                | Description  | Standard Mode |                     | Fast Mode           |                     | Units | Notes |
|-----------------------|--|---------------|---------------------|---------------------|---------------------|-------|-------|
| Symbol                | Description  | Min           | Max                 | Min                 | Max                 | Units | Notes |
| F <sub>SCLI2C</sub>   | SCL clock frequency  | 0             | 100 <sup>[20]</sup> | 0                   | 400 <sup>[20]</sup> | kHz   |       |
| t <sub>HDSTAI2C</sub> | Hold time (repeated) START condition. After this period, the first clock pulse is generated. | 4.0           | _                   | 0.6                 | _                   | μS    |       |
| t <sub>LOWI2C</sub>   | LOW period of the SCL clock  | 4.7           | -                   | 1.3                 | -                   | μS    |       |
| t <sub>HIGHI2C</sub>  | HIGH period of the SCL clock   | 4.0           | -                   | 0.6                 | -                   | μS    |       |
| t <sub>SUSTAI2C</sub> | Setup time for a repeated START condition  | 4.7           | -                   | 0.6                 | _                   | μS    |       |
| t <sub>HDDATI2C</sub> | Data hold time   | 0             | -                   | 0                   | -                   | μS    |       |
| t <sub>SUDATI2C</sub> | Data setup time  | 250           | -                   | 100 <sup>[21]</sup> | _                   | ns    |       |
| t <sub>SUSTOI2C</sub> | Setup time for STOP condition  | 4.0           | _                   | 0.6                 | _                   | μS    |       |
| t <sub>BUFI2C</sub>   | Bus-free time between a STOP and START condition   | 4.7           | _                   | 1.3                 | _                   | μS    |       |
| t <sub>SPI2C</sub>    | Pulse width of spikes are suppressed by the input filter.                                    | _             | _                   | 0                   | 50                  | ns    |       |

Figure 13. Definition for Timing for Fast/Standard Mode on the I<sup>2</sup>C Bus



## Notes

<sup>20.</sup> F<sub>SCLI2C</sub> is derived from SysClk of the PSoC. This specification assumes that SysClk is operating at 24 MHz, nominal. If SysClk is at a lower frequency, then the F<sub>SCLI2C</sub> specification adjusts accordingly.

21. A Fast-Mode I<sup>2</sup>C-bus device can be used in a Standard-Mode I<sup>2</sup>C-bus system, but the requirement t<sub>SUDATI2C</sub> ≥ 250 ns must then be met. This will automatically be the case if the device does not stretch the LOW period of the SCL signal. If such device does stretch the LOW period of the SCL signal, it must output the next data bit to the SDA line t<sub>max</sub> + t<sub>SUDATI2C</sub> = 1000 + 250 = 1250 ns (according to the Standard-Mode I<sup>2</sup>C-bus specification) before the SCL line is released.



# **Packaging Information**

This section illustrates the packaging specifications for the automotive CY8C29x66 PSoC device, along with the thermal impedances and solder reflow for each package and the typical package capacitance on crystal pins.

**Important Note** Emulation tools may require a larger area on the target PCB than the chip's footprint. For a detailed description of the emulation tools' dimensions, refer to the emulator pod drawings at <a href="http://www.cypress.com">http://www.cypress.com</a>.

Figure 14. 28-Pin (210-Mil) SSOP







Figure 15. 48-Pin (300-Mil) SSOP



## **Thermal Impedances**

## Table 33. Thermal Impedances per Package

| Package     | Typical $\theta_{JA}^{[22]}$ |
|-------------|------------------------------|
| 28-pin SSOP | 94 °C/W                      |
| 48-pin SSOP | 69 °C/W                      |

## **Capacitance on Crystal Pins**

Table 34. Typical Package Capacitance on Crystal Pins

| Package     | Package Capacitance |
|-------------|---------------------|
| 28-pin SSOP | 2.8 pF              |
| 48-pin SSOP | 3.3 pF              |

## **Solder Reflow Specifications**

Table 35 shows the solder reflow temperature limits that must not be exceeded.


Table 35. Solder Reflow Specifications

| Package     | Maximum Peak Temperature (T <sub>C</sub> ) | Maximum Time above T <sub>C</sub> - 5 °C |
|-------------|--|--|
| 28-pin SSOP | 260 °C                                     | 30 seconds                               |
| 48-pin SSOP | 260 °C                                     | 30 seconds                               |



## **Tape and Reel Information**

Figure 16. 28-Pin SSOP Carrier Tape Drawing



#### NOTES:

- (1) Measured from centerline of sprocket hole to centerline of pocket. (2) Cumulative tolerance of 10 sprocket holes is  $\pm$  0.10.
- (3) Measured from centerline of sprocket hole to centerline of pocket
  4 Material: Conductive Polystyrene
  5 Camber not to exceed 1mm in 100mm

- 6 Supplier P/N: SSOP28-3 CL3 22B3 Lxx W16


51-51100 \*D



Figure 17. 48-Pin SSOP Carrier Tape Drawing

#### NOTES:

- 1. 10 SPROCKET HOLE PITCH CUMULATIVE TOLERANCE ±0.2
  2. CAMBER IN COMPLIANCE WITH EIA 481
  3. POCKET POSITION RELATIVE TO SPROCKET HOLE MEASURED AS TRUE POSITION OF POCKET, NOT POCKET HOLE



51-51104 \*E

Table 36. Tape and Reel Specifications

| Package     | Cover Tape<br>Width (mm) | Hub Size<br>(inches) | Minimum Leading<br>Empty Pockets | Minimum<br>Trailing Empty<br>Pockets | Standard Full Reel<br>Quantity |
|-------------|--------------------------|----------------------|----------------------------------|--------------------------------------|--------------------------------|
| 28-Pin SSOP | 13.3                     | 7                    | 42                               | 25                                   | 1000                           |
| 48-Pin SSOP | 25.5                     | 4                    | 32                               | 19                                   | 1000                           |



## **Development Tool Selection**

This section presents the development tools available for the CY8C29x66 family.

#### Software

#### PSoC Designer™

At the core of the PSoC development software suite is PSoC Designer, used to generate PSoC firmware applications. PSoC Designer is available free of charge at http://www.cypress.com and includes a free C compiler.

#### PSoC Programmer

Flexible enough to be used on the bench in development, yet suitable for factory programming, PSoC Programmer works either as a standalone programming application or it can operate directly from PSoC Designer or PSoC Express. PSoC Programmer software is compatible with both PSoC ICE-Cube In-Circuit Emulator and PSoC MiniProg. PSoC programmer is available free of charge at http://www.cypress.com.

#### **Development Kits**

All development kits can be purchased from the Cypress Online Store. The online store also has the most up to date information on kit contents, descriptions, and availability.

#### CY3215-DK Basic Development Kit

The CY3215-DK is for prototyping and development with PSoC Designer. This kit supports in-circuit emulation and the software interface allows users to run, halt, and single step the processor and view the contents of specific memory locations. Advanced emulation features are also supported through PSoC Designer. The kit includes:

- ICE-Cube unit
- 28-pin PDIP emulation pod for CY8C29466-24PXI
- 28-pin CY8C29466-24PXI PDIP PSoC device samples (two)
- PSoC Designer software CD
- ISSP cable
- MiniEval socket programming and evaluation board
- Backward compatibility cable (for connecting to legacy pods)
- Universal 110/220 power supply (12 V)
- European plug adapter
- USB 2.0 cable
- Getting Started guide
- Development kit registration form

#### **Evaluation Tools**

All evaluation tools can be purchased from the Cypress Online Store. The online store also has the most up to date information on kit contents, descriptions, and availability.

#### CY3210-PSoCEval1

The CY3210-PSoCEval1 kit features an evaluation board and the MiniProg1 programming unit. The evaluation board includes an LCD module, potentiometer, LEDs, an RS-232 port, and plenty of breadboarding space to meet all of your evaluation needs. The kit includes:

- Evaluation board with LCD module
- MiniProg programming unit
- 28-pin CY8C29466-24PXI PDIP PSoC device sample (2)
- PSoC Designer software CD
- Getting Started guide
- USB 2.0 cable

#### CY3210-29X66 Evaluation Pod (EvalPod)

PSoC EvalPods are pods that connect to the ICE (CY3215-DK kit) to allow debugging capability. They can also function as a standalone device without debugging capability. The EvalPod has a 28-pin DIP footprint on the bottom for easy connection to development kits or other hardware. The top of the EvalPod has prototyping headers for easy connection to the device's pins. CY3210-29X66 provides evaluation of the CY8C29x66 PSoC device family.



## **Device Programmers**

All device programmers can be purchased from the Cypress Online Store. The online store also has the most up to date information on kit contents, descriptions, and availability.

#### CY3210-MiniProg1

The CY3210-MiniProg1 kit allows a user to program PSoC devices through the MiniProg1 programming unit. The MiniProg is a small, compact prototyping programmer that connects to the PC via a provided USB 2.0 cable. The kit includes:

- MiniProg programming unit
- MiniEval socket programming and evaluation board
- 28-pin CY8C29466-24PXI PDIP PSoC device sample
- PSoC Designer software CD
- Getting Started guide
- USB 2.0 cable

## Accessories (Emulation and Programming)

CY3207ISSP In-System Serial Programmer (ISSP)

The CY3207ISSP is a production programmer. It includes protection circuitry and an industrial case that is more robust than the MiniProg in a production-programming environment.

Note: CY3207ISSP needs special software and is not compatible with PSoC Programmer. This software is free and can be downloaded from http://www.cypress.com. The kit

- CY3207 programmer unit
- PSoC ISSP software CD
- 110 ~ 240-V power supply, Euro-Plug adapter
- USB 2.0 cable

Table 37. Emulation and Programming Accessories

| Part Number      | Pin Package | Pod Kit <sup>[23]</sup> | Foot Kit <sup>[24]</sup> | Adapter <sup>[25]</sup> |
|------------------|-------------|-------------------------|--------------------------|-------------------------|
| CY8C29466-24PVXA | 28-pin SSOP | CY3250-29XXX            | CY3250-28SSOP-FK         | AS-28-28-02SS-6ENP-GANG |
| CY8C29666-24PVXA | 48-pin SSOP | CY3250-29XXX            | CY3250-48SSOP-FK         | AS-48-48-01SS-6-GANG    |

<sup>23.</sup> Pod kit contains an emulation pod, a flex-cable (connects the pod to the ICE), two feet, and device samples.

<sup>24.</sup> Foot kit includes surface mount feet that can be soldered to the target PCB.

<sup>25.</sup> Programming adapter converts non-DIP package to DIP footprint. Specific details and ordering information for each of the adapters are available at http://www.emulation.com.




## **Ordering Information**

The following table lists the automotive CY8C29x66 PSoC devices' key package features and ordering codes.

Table 38. CY8C29x66 Automotive PSoC Device Key Features and Ordering Information

| Package                               | Ordering<br>Code  | Flash<br>(KB) | RAM<br>(KB) | Temperature<br>Range | Digital PSoC<br>Blocks | Analog PSoC<br>Blocks | Digital I/O<br>Pins | Analog<br>Inputs   | Analog<br>Outputs | XRES Pin |
|---------------------------------------|-------------------|---------------|-------------|----------------------|------------------------|-----------------------|---------------------|--------------------|-------------------|----------|
| 28-pin (210-Mil) SSOP                 | CY8C29466-24PVXA  | 32            | 2           | –40 °C to +85 °C     | 16                     | 12                    | 24                  | 12 <sup>[26]</sup> | 4                 | Yes      |
| 28-pin (210-Mil) SSOP (tape and reel) | CY8C29466-24PVXAT | 32            | 2           | –40 °C to +85 °C     | 16                     | 12                    | 24                  | 12 <sup>[26]</sup> | 4                 | Yes      |
| 48-pin (300-Mil) SSOP                 | CY8C29666-24PVXA  | 32            | 2           | –40 °C to +85 °C     | 16                     | 12                    | 44                  | 12 <sup>[26]</sup> | 4                 | Yes      |
| 48-pin (300-Mil) SSOP (tape and reel) | CY8C29666-24PVXAT | 32            | 2           | –40 °C to +85 °C     | 16                     | 12                    | 44                  | 12 <sup>[26]</sup> | 4                 | Yes      |

## **Ordering Code Definitions**



Thermal Rating:

A = Automotive -40 °C to +85 °C

C = Commercial

E = Automotive Extended -40 °C to +125 °C

I = Industrial

#### Note

<sup>26.</sup> There are eight standard analog inputs on the GPIO. The other four analog inputs connect from the GPIO directly to specific switched-capacitor block inputs. See the PSoC Technical Reference Manual for more details



## **Reference Information**

## **Acronyms**

The following table lists the acronyms that are used in this document.

Table 39. Acronyms Used in this Datasheet

| Description   | Acronym  | Description  |
|---|--|--|
| alternating current                                 | LVD  | low-voltage detect   |
| analog-to-digital converter                         | MAC  | multiply accumulate  |
| Automotive Electronics Council                      | MCU  | microcontroller unit   |
| application programming interface                   | MIPS   | million instructions per second  |
| complementary metal oxide semiconductor             | PCB  | printed circuit board  |
| central processing unit                             | PDIP   | plastic dual-in-line package   |
| cyclic redundancy check                             | PGA  | programmable gain amplifier  |
| continuous time                                     | PLL  | phase-locked loop  |
| digital-to-analog converter                         | POR  | power-on reset   |
| direct current                                      | PPOR   | precision POR  |
| dual-tone multi-frequency                           | PRS  | pseudo-random sequence   |
| external crystal oscillator                         | PSoC <sup>®</sup>  | Programmable System-on-Chip  |
| electrically erasable programmable read-only memory | PWM  | pulse-width modulator  |
| general-purpose I/O                                 | RTC  | real time clock  |
| input/output  | SAR  | successive approximation register  |
| in-circuit emulator                                 | SC   | switched capacitor   |
| integrated development environment                  | SLIMO  | slow IMO   |
| inter-integrated circuit                            | SPI  | serial peripheral interface  |
| internal low-speed oscillator                       | SRAM   | static random-access memory  |
| internal main oscillator                            | SROM   | supervisory read-only memory   |
| intellectual property                               | SSOP   | shrink small-outline package   |
| infrared data association                           | UART   | universal asynchronous receiver trans-<br>mitter   |
| in-system serial programming                        | USB  | universal serial bus   |
| liquid crystal display                              | WDT  | watchdog timer   |
| light-emitting diode                                | XRES   | external reset   |
| low power comparator                                |  | 1  |
|   | alternating current analog-to-digital converter Automotive Electronics Council application programming interface complementary metal oxide semiconductor central processing unit cyclic redundancy check continuous time digital-to-analog converter direct current dual-tone multi-frequency external crystal oscillator electrically erasable programmable read-only memory general-purpose I/O input/output in-circuit emulator integrated development environment inter-integrated circuit internal low-speed oscillator intellectual property infrared data association  in-system serial programming liquid crystal display light-emitting diode | alternating current analog-to-digital converter  Automotive Electronics Council Application programming interface complementary metal oxide semiconductor central processing unit cyclic redundancy check continuous time digital-to-analog converter direct current dual-tone multi-frequency external crystal oscillator electrically erasable programmable read-only memory general-purpose I/O input/output in-circuit emulator integrated development environment internal low-speed oscillator integrated data association  alternal display liquid crystal display liquid crystal display light-emitting diode  MCU MAC |

## **Reference Documents**

CY8CPLC20, CY8CLED16P01, CY8C29x66, CY8C27x43, CY8C24x94, CY8C24x23, CY8C24x23A, CY8C22x13, CY8C21x34, CY8C21x23, CY7C64215, CY7C603xx, CY8CNP1xx, and CYWUSB6953 PSoC® Programmable System-on-Chip Technical Reference Manual (TRM) (001-14463)

Design Aids – Reading and Writing PSoC<sup>®</sup> Flash – AN2015 (001-40459)

Understanding Data Sheet Jitter Specifications for Cypress Timing Products – AN5054 (001-14503)



#### **Document Conventions**

Units of Measure

The following table lists the units of measure that are used in this document.

Table 40. Units of Measure

| Symbol | Unit of Measure | Symbol | Unit of Measure         |
|--------|-----------------|--------|-------------------------|
| dB     | decibel         | mVpp   | millivolts peak-to-peak |
| °C     | degree Celsius  | nA     | nanoampere              |
| fF     | femto-farad     | ns     | nanosecond              |
| kHz    | kilohertz       | nV     | nanovolt                |
| kΩ     | kilohm          | Ω      | ohm                     |
| MHz    | megahertz       | ppm    | parts per million       |
| μΑ     | microampere     | %      | percent                 |
| μs     | microsecond     | pF     | picofarad               |
| μV     | microvolt       | ps     | picosecond              |
| μW     | microwatt       | рА     | pikoampere              |
| mA     | milliampere     | rt-Hz  | root hertz              |
| mm     | millimeter      | V      | volt                    |
| ms     | millisecond     | W      | watt                    |
| mV     | millivolt       |        |                         |

#### Numeric Conventions

Hexadecimal numbers are represented with all letters in uppercase with an appended lowercase 'h' (for example, '14h' or '3Ah'). Hexadecimal numbers may also be represented by a '0x' prefix, the C coding convention. Binary numbers have an appended lowercase 'b' (for example, '01010100b' or '01000011b'). Numbers not indicated by an 'h', 'b', or '0x' are in decimal format.

## Glossary

bandgap reference

bandwidth

active high 1. A logic signal having its asserted state as the logic 1 state.

2. A logic signal having the logic 1 state as the higher voltage of the two states.

analog blocks

The basic programmable opamp circuits. These are SC (switched capacitor) and CT (continuous time) blocks.

These blocks can be interconnected to provide ADCs, DACs, multi-pole filters, gain stages, and much more

These blocks can be interconnected to provide ADCs, DACs, multi-pole filters, gain stages, and much more.

analog-to-digital A device that changes an analog signal to a digital signal of corresponding magnitude. Typically, an ADC converts converter (ADC) a voltage to a digital number. The digital-to-analog converter (DAC) performs the reverse operation.

Application A series of software routines that comprise an interface between a computer application and lower level services and functions (for example, user modules and libraries). APIs serve as building blocks for programmers that create software applications.

asynchronous A signal whose data is acknowledged or acted upon immediately, irrespective of any clock signal.

A stable voltage reference design that matches the positive temperature coefficient of VT with the negative temperature coefficient of VBE, to produce a zero temperature coefficient (ideally) reference.

The width of the spectral region over which an amplifier (or absorber) has substantial gain.

The width of the spectral region over which an amplifier (or absorber) has substantial gain (or loss); it is sometimes represented more specifically as, for example, full width at half maximum.



buffer

bus

clock

comparator

compiler

data bus

debugger

digital blocks

bias 1. A systematic deviation of a value from a reference value.

- 2. The amount by which the average of a set of values departs from a reference value.
- 3. The electrical, mechanical, magnetic, or other force (field) applied to a device to establish a reference level to operate the device.

block A functional unit that performs a single function, such as an oscillator.

> 2. A functional unit that may be configured to perform one of several functions, such as a digital PSoC block or an analog PSoC block.

> 1. A storage area for data that is used to compensate for a speed difference, when transferring data from one device to another. Usually refers to an area reserved for I/O operations, into which data is read, or from which data is written.

- 2. A portion of memory set aside to store data, often before it is sent to an external device or as it is received from an external device.
- 3. An amplifier used to lower the output impedance of a system.

1. A named connection of nets. Bundling nets together in a bus makes it easier to route nets with similar routing patterns.

- A set of signals performing a common function and carrying similar data. Typically represented using vector notation; for example, address[7:0].
- 3. One or more conductors that serve as a common connection for a group of related devices.

The device that generates a periodic signal with a fixed frequency and duty cycle. A clock is sometimes used to synchronize different logic blocks.

An electronic circuit that produces an output voltage or current whenever two input levels simultaneously satisfy predetermined amplitude requirements.

A program that translates a high level language, such as C, into machine language.

configuration In PSoC devices, the register space accessed when the XIO bit, in the CPU\_F register, is set to space

crystal oscillator An oscillator in which the frequency is controlled by a piezoelectric crystal. Typically a piezoelectric crystal is less sensitive to ambient temperature than other circuit components.

cyclic redundancy A calculation used to detect errors in data communications, typically performed using a linear feedback shift check (CRC) register. Similar calculations may be used for a variety of other purposes such as data compression.

> A bi-directional set of signals used by a computer to convey information from a memory location to the central processing unit and vice versa. More generally, a set of signals used to convey data between digital functions.

> A hardware and software system that allows you to analyze the operation of the system under development. A debugger usually allows the developer to step through the firmware one step at a time, set break points, and

analyze memory.

dead band A period of time when neither of two or more signals are in their active state or in transition.

The 8-bit logic blocks that can act as a counter, timer, serial receiver, serial transmitter, CRC generator,

pseudo-random number generator, or SPI.

A device that changes a digital signal to an analog signal of corresponding magnitude. The analog-to-digital digital-to-analog converter (DAC) converter (ADC) performs the reverse operation.

Document Number: 001-12899 Rev. \*I



duty cycle The relationship of a clock period high time to its low time, expressed as a percent.

emulator Duplicates (provides an emulation of) the functions of one system with a different system, so that the second

system appears to behave like the first system.

external reset (XRES)

An active high signal that is driven into the PSoC device. It causes all operation of the CPU and blocks to stop and return to a pre-defined state.

flash An electrically programmable and erasable, non-volatile technology that provides you the programmability and

data storage of EPROMs, plus in-system erasability. Non-volatile means that the data is retained when power is

off.

flash block The smallest amount of flash ROM space that may be programmed at one time and the smallest amount of flash

space that may be protected.

frequency The number of cycles or events per unit of time, for a periodic function.

gain The ratio of output current, voltage, or power to input current, voltage, or power, respectively. Gain is usually

expressed in dB.

I<sup>2</sup>C A two-wire serial computer bus by Philips Semiconductors (now NXP Semiconductors). It is used to connect

low-speed peripherals in an embedded system. The original system was created in the early 1980s as a battery control interface, but it was later used as a simple internal bus system for building control electronics. I2C uses only two bi-directional pins, clock and data, both running at the  $V_{\rm DD}$  supply voltage and pulled high with resistors.

The bus operates up to 100 kbits/second in standard mode and 400 kbits/second in fast mode.

ICE The in-circuit emulator that allows you to test the project in a hardware environment, while viewing the debugging

device activity in a software environment (PSoC Designer).

input/output (I/O) A device that introduces data into or extracts data from a system.

interrupt A suspension of a process, such as the execution of a computer program, caused by an event external to that

process, and performed in such a way that the process can be resumed.

interrupt service routine (ISR)

A block of code that normal code execution is diverted to when the CPU receives a hardware interrupt. Many interrupt sources may each exist with its own priority and individual ISR code block. Each ISR code block ends with the RETI instruction, returning the device to the point in the program where it left normal program execution.

jitter 1. A misplacement of the timing of a transition from its ideal position. A typical form of corruption that occurs on serial data streams.

The abrupt and unwanted variations of one or more signal characteristics, such as the interval between successive pulses, the amplitude of successive cycles, or the frequency or phase of successive cycles.

low voltage detect A circuit that senses  $V_{DD}$  and provides an interrupt to the system when  $V_{DD}$  falls below a selected threshold. (LVD)

M8C An 8-bit Harvard-architecture microprocessor. The microprocessor coordinates all activity inside a PSoC by

interfacing to the flash, SRAM, and register space.

master device A device that controls the timing for data exchanges between two devices. Or when devices are cascaded in

width, the master device is the one that controls the timing for data exchanges between the cascaded devices

and an external interface. The controlled device is called the slave device.



microcontroller An integrated circuit chip that is designed primarily for control systems and products. In addition to a CPU, a

microcontroller typically includes memory, timing circuits, and I/O circuitry. The reason for this is to permit the realization of a controller with a minimal quantity of chips, thus achieving maximal possible miniaturization. This in turn, reduces the volume and the cost of the controller. The microcontroller is normally not used for

general-purpose computation as is a microprocessor.

mixed-signal The reference to a circuit containing both analog and digital techniques and components.

modulator A device that imposes a signal on a carrier.

noise 1. A disturbance that affects a signal and that may distort the information carried by the signal.

2. The random variations of one or more characteristics of any entity such as voltage, current, or data.

oscillator A circuit that may be crystal controlled and is used to generate a clock frequency.

parity A technique for testing transmitted data. Typically, a binary digit is added to the data to make the sum of all the

digits of the binary data either always even (even parity) or always odd (odd parity).

phase-locked An electronic circuit that controls an *oscillator* so that it maintains a constant phase angle relative to a reference loop (PLL) signal.

pinouts The pin number assignment: the relation between the logical inputs and outputs of the PSoC device and their

physical counterparts in the printed circuit board (PCB) package. Pinouts involve pin numbers as a link between

schematic and PCB design (both being computer generated files) and may also involve pin names.

port A group of pins, usually eight.

power-on reset A

(POR)

A circuit that forces the PSoC device to reset when the voltage is below a pre-set level. This is one type of hardware

reset

PSoC<sup>®</sup> Cypress Semiconductor's PSoC<sup>®</sup> is a registered trademark and Programmable System-on-Chip<sup>™</sup> is a trademark

of Cypress.

PSoC Designer™ The software for Cypress' Programmable System-on-Chip technology.

pulse width modulator (PWM)

An output in the form of duty cycle which varies as a function of the applied value.

RAM An acronym for random access memory. A data-storage device from which data can be read out and new data

can be written in.

register A storage device with a specific capacity, such as a bit or byte.

reset A means of bringing a system back to a known state. See hardware reset and software reset.

ROM An acronym for read only memory. A data-storage device from which data can be read out, but new data cannot

be written in.

serial 1. Pertaining to a process in which all events occur one after the other.

2. Pertaining to the sequential or consecutive occurrence of two or more related activities in a single device or

channel.

settling time The time it takes for an output signal or value to stabilize after the input has changed from one value to another.



shift register A memory storage device that sequentially shifts a word either left or right to output a stream of serial data.

slave device A device that allows another device to control the timing for data exchanges between two devices. Or when

devices are cascaded in width, the slave device is the one that allows another device to control the timing of data exchanges between the cascaded devices and an external interface. The controlling device is called the master

device.

SRAM An acronym for static random access memory. A memory device where you can store and retrieve data at a high

rate of speed. The term static is used because, after a value is loaded into an SRAM cell, it remains unchanged

until it is explicitly altered or until power is removed from the device.

SROM An acronym for supervisory read only memory. The SROM holds code that is used to boot the device, calibrate

circuitry, and perform flash operations. The functions of the SROM may be accessed in normal user code,

operating from flash.

stop bit A signal following a character or block that prepares the receiving device to receive the next character or block.

synchronous 1. A signal whose data is not acknowledged or acted upon until the next active edge of a clock signal.

2. A system whose operation is synchronized by a clock signal.

tri-state A function whose output can adopt three states: 0, 1, and Z (high-impedance). The function does not drive any

value in the Z state and, in many respects, may be considered to be disconnected from the rest of the circuit,

allowing another output to drive the same net.

UART A UART or universal asynchronous receiver-transmitter translates between parallel bits of data and serial bits.

user modules Pre-built, pre-tested hardware/firmware peripheral functions that take care of managing and configuring the lower

level analog and digital PSoC blocks. User modules also provide high level API (Application Programming

Interface) for the peripheral function.

user space The bank 0 space of the register map. The registers in this bank are more likely to be modified during normal

program execution and not just during initialization. Registers in bank 1 are most likely to be modified only during

the initialization phase of the program.

 $V_{DD}$  A name for a power net meaning "voltage drain". The most positive power supply signal. Usually 5 V or 3.3 V.

V<sub>SS</sub> A name for a power net meaning "voltage source." The most negative power supply signal.

watchdog timer A timer that must be serviced periodically. If it is not serviced, the CPU resets after a specified period of time.



# **Document History Page**

| Revision | ECN     | Orig. of<br>Change | Submission<br>Date | Description of Change   |
|----------|---------|--------------------|--------------------|---|
| **       | 772096  | HMT                | See ECN            | New silicon, new document (Revision **).  |
| *A       | 2697720 | VIVG/<br>PYRS      | 04/24/09           | Updated template<br>Content edits   |
| *B       | 2769233 | втк                | 09/25/09           | Updated Features section. Updated text of PSoC Functional Overview section. Updated Getting Started section. Made corrections and minor text edits to Pinouts section. Changed the name of some sections for added clarity. Improved formatting of the register tables. Added clarifying comments to some electrical specifications. Changed T <sub>RAMP</sub> specification per MASJ input. Fixed all AC specifications to conform to a ±5% IMO accuracy. Made other miscellaneous minor text edits. Deleted some non-applicable or redundant information. Added a footnote to clarify that 8 of the 12 analog inputs are regular and the other 4 are direct SC block connections. Updated the Development Tool Selection section. Improved the bookmark structure. Edited F <sub>IMO6</sub> , T <sub>ERASEB</sub> , T <sub>WRITE</sub> , T <sub>RSCLK</sub> , T <sub>FSCLK</sub> , V <sub>IHP</sub> , V <sub>PPORXR</sub> , and 5 V RefLo specifications according to MASJ input. Removed 'TM' from Programmable System-on-Chip in the title. |
| *C       | 2822792 | BTK/<br>AESA       | 12/07/2009         | Added T <sub>PRGH</sub> , T <sub>PRGC</sub> , I <sub>OL</sub> , I <sub>OH</sub> , F <sub>32KU</sub> , DC <sub>ILO</sub> , and T <sub>POWERUP</sub> electrical specifications. Updated the footnotes for the DC Programming Specifications table. Added maximum values and updated typical values for T <sub>ERASE</sub> and T <sub>WRITE</sub> electrical specifications. Replaced T <sub>RAMP</sub> electrical specification with SR <sub>POWERUP</sub> electrical specification. Added "Contents" on page 2.  |
| *D       | 2888007 | NJF                | 03/30/2010         | Updated Cypress website links. Added T <sub>BAKETEMP</sub> and T <sub>BAKETIME</sub> parameters in Absolute Maximum Ratings Updated Packaging Information. Updated Ordering Code Definitions. Removed Third Party Tools and Build a PSoC Emulator into your Board. Updated Development Kits and Evaluation Tools. Updated links in Sales, Solutions, and Legal Information.   |
| *E       | 2987146 | ВТК                | 07/19/2010         | Updated Pinouts section to add 48-pin package. Updated Packaging Information section to add 48-pin package. Updated Development Tool Selection section to add 48-pin package devel opment tool information. Updated Ordering Information section to add new 48-pin package product Moved Acronyms section to the end of the document. Added part number CY8C29666 to the title.   |
| *F       | 3111512 | BTK/NJF            | 07/25/2011         | Updated I <sup>2</sup> C timing diagram to improve clarity. Updated wording, formatting, and notes of the AC Digital Block Specifications table to improve clarity. Added V <sub>DDP</sub> , V <sub>DDLV</sub> , and V <sub>DDHV</sub> electrical specifications to give more information for programming the device. Updated solder reflow temperature specifications to give more clarity. Updated the jitter specifications. Updated PSoC Device Characteristics table. Updated the F <sub>32KU</sub> electrical specification. Updated note for R <sub>PD</sub> electrical specification. Updated note for the T <sub>STG</sub> electrical specification to add more clarity. Added Tape and Reel Information section. Added C <sub>L</sub> electrical specifications. Updated Analog Reference specifications.   |
|          |         |                    |                    | Updated V <sub>OSOA</sub> , TCV <sub>OSOA</sub> , V <sub>OSOB</sub> , and TCV <sub>OSOB</sub> electrical specifications   |



| Document Title: CY8C29466, CY8C29666 Automotive PSoC <sup>®</sup> Programmable System-on-Chip <sup>™</sup> Document Number: 001-12899 |         |                    |                    |   |  |  |  |
|---|---------|--------------------|--------------------|---|--|--|--|
| Revision  | ECN     | Orig. of<br>Change | Submission<br>Date | Description of Change   |  |  |  |
| *H  | 4690138 | KUK                | 03/17/2015         | Updated Electrical Specifications: Updated DC Electrical Characteristics: Updated DC Analog Reference Specifications: Updated description. Updated Packaging Information: spec 51-85079 – Changed revision from *E to *F. spec 51-85061 – Changed revision from *E to *F. Updated Tape and Reel Information: spec 51-51100 – Changed revision from *C to *D. spec 51-51104 – Changed revision from *D to *E. Updated to new template. Completing Sunset Review. |  |  |  |
| *   | 5746654 | AESATMP9           | 05/23/2017         | Updated logo and copyright.   |  |  |  |



## Sales, Solutions, and Legal Information

## Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

cypress.com/usb

cypress.com/wireless

#### **Products**

**USB Controllers** 

Wireless Connectivity

ARM® Cortex® Microcontrollers

Automotive

Clocks & Buffers

Interface

cypress.com/automotive

cypress.com/clocks

cypress.com/interface

Internet of Things cypress.com/iot

Memory cypress.com/memory

Microcontrollers cypress.com/mcu
PSoC cypress.com/psoc
Power Management ICs cypress.com/pmic
Touch Sensing cypress.com/touch

## PSoC® Solutions

PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP | PSoC 6

## **Cypress Developer Community**

Forums | WICED IOT Forums | Projects | Video | Blogs | Training | Components

## **Technical Support**

cypress.com/support

© Cypress Semiconductor Corporation, 2007-2017. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress parally a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system could cause personal injury, death, or property damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from or related to all Unintended Uses of Cypress products. You shall indemnify and hold Cypress harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of Cypress products.

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.