EVALUATION KIT **AVAILABLE**

4-Wire Interfaced, 2.7V to 5.5V, 4-Digit 5 × 7 Matrix LED Display Driver

General Description

The MAX6952 is a compact cathode-row display driver that interfaces microprocessors to 5×7 dot-matrix LED displays through an SPITM-compatible serial interface. The MAX6952 drives up to four digits (140 LEDs).

Included on chip are an ASCII 104-character font, multiplex scan circuitry, column and row drivers, and static RAM that stores each digit, as well as font data for 24 user-definable characters. The segment current for the LEDs is set by an internal digit-by-digit digital brightness control.

The device includes a low-power shutdown mode, segment blinking (synchronized across multiple drivers, if desired), and a test mode that forces all LEDs on. The LED drivers are slew rate limited to reduce EMI.

For a 2-wire interfaced version, refer to the MAX6953 data sheet. An EV kit is available for the MAX6952.

Applications

Message Boards Medical Equipment **Industrial Displays**

Audio/Video Equipment

Gaming Machines

SPI and QSPI are trademarks of Motorola, Inc. MICROWIRE is a trademark of National Semiconductor Corp.

Features


- ♦ High-Speed 26MHz with SPI-/QSPI-™/ MICROWIRE™-Compatible Serial Interface
- ♦ 2.7V to 5.5V Operation
- ◆ Drives Four Monocolor or Two Bicolor Cathode-**Row 5 × 7 Matrix Displays**
- ♦ Built-In ASCII 104-Character Font
- ♦ 24 User-Definable Characters Available
- ♦ Automatic Blinking Control for Each Segment
- ♦ 36µA Low-Power Shutdown (Data Retained)
- ♦ 16-Step Digital Brightness Control
- ♦ Display Blanked on Power-Up
- ♦ Slew-Rate-Limited Segment Drivers for Lower EMI
- ♦ 36-Pin SSOP and 40-Pin DIP Packages

Ordering Information

PART	TEMP RANGE	PIN-PACKAGE
MAX6952EAX	-40°C to +85°C	36 SSOP
MAX6952EPL	-40°C to +85°C	40 PDIP

Pin Configurations appear at end of data sheet.

Typical Application Circuit



MIXIM

Maxim Integrated Products 1

ABSOLUTE MAXIMUM RATINGS

Voltage (with respect to GND)	
V+	0.3V to +6V
All Other Pins	0.3V to $(V + + 0.3V)$
O0-O13 Sink Current	500mÅ
O14-O23 Source Current	50mA
Continuous Power Dissipation ($T_A = +70$	O°C)
36-Pin SSOP (derate 11.8mW/°C abo	
40-Pin PDIP (derate 16.7mW/°C above	ve +70°C)1333mW

Operating Temperature Range (TMIN,	T _{MAX})40°C to +85°C
Junction Temperature	+150°C
Storage Temperature Range	65°C to +150°C
Lead Temperature (soldering, 10s)	+300°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

DC ELECTRICAL CHARACTERISTICS

(Typical operating circuit, V+ = 3.0V to 5.5V, $T_A = T_{MIN}$ to T_{MAX} , unless otherwise noted.) (Note 1)

PARAMETER	SYMBOL	CONDIT	IONS	MIN	TYP	MAX	UNITS
Operating Supply Voltage	V+			2.7		5.5	V
		Shutdown mode, all	$T_A = T_{MIN}$ to T_{MAX}			100	μΑ
Shutdown Supply Current	ISHDN	digital inputs at V+ or GND	T _A = +25°C		36	80	
Operating Supply Current	l+	All segments on, intens internal oscillator, DOU display load connected	T open circuit, no		12	16	mA
Master Clock Frequency (OSC Internal Oscillator)	fosc	OSC = RC oscillator, Rs C _{SET} = 26pF	SET = 53.6 k Ω ,		4		MHz
Master Clock Frequency (OSC External Oscillator)	fosc	OSC overdriven externa	ally	1		8	MHz
Dead Clock Protection Frequency	fosc				90		kHz
OSC Internal/External Detection Threshold	Vosc				1.7		V
OSC High Time	tсн			50			ns
OSC Low Time	t _{CL}			50			ns
Slow Segment Blink Period (OSC Internal Oscillator)	fslowblink	OSC = RC oscillator, Rs C _{SET} = 26pF	SET = 53.6 k Ω ,		1		S
Fast Segment Blink Period (OSC Internal Oscillator)	fFASTBLINK	OSC = RC oscillator, Rs C _{SET} = 26pF	SET = 53.6 k Ω ,		0.5		S
Fast or Slow Segment Duty Cycle		(Note 2)		49.5		50.5	%
Column Drive Source Current	ICOLUMN	$V_{LED} = 2.4V, V_{+} = 3.0V$, T _A = +25°C	-32		-48	mA
Segment Current Slew Rate	ΔI _{SEG} /Δt	T _A = +25°C			12.5		mA/µs
Segment Drive Current Matching (Within IC)	Δl _{SEG}	T _A = +25°C		4		%	

DC ELECTRICAL CHARACTERISTICS (continued)

(Typical operating circuit, V+ = 3.0V to 5.5V, $T_A = T_{MIN}$ to T_{MAX} , unless otherwise noted.) (Note 1)


PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
LOGIC INPUTS AND OUTPUTS						
Input High Voltage DIN, CLK, CS	VIH		2.4			V
Input Low Voltage DIN, CLK, CS	VIL				0.4	V
Input Leakage DIN, CLK, CS, OSC	I _{IH} , I _{IL}		-2	+0.1	+2	μΑ
DOUT Output Low Voltage	V _{OLDO}	ISINK = 1.6mA			0.4	V
DOUT Output High Voltage	Vohdo	ISOURCE = 1.6mA	V+ - 0.4V			V
Blink Output Low Voltage	Volbk	I _{SINK} = 1.6mA			0.4	V
TIMING CHARACTERISTICS (Fig	gure 1)					
CLK Clock Period	tCP		38.4			ns
CLK Pulse Width High	tch		19			ns
CLK Pulse Width Low	tCL		19			ns
CS Fall to CLK Rise Setup Time	tcss		9.5			ns
CLK Rise to CS Rise Hold Time	tcsh		5			ns
DIN Setup Time	t _{DS}		9.5			ns
DIN Hold Time	tDH		0			ns
CS Pulse High	tcsw		19			ns
DOUT Propagation Delay	t _{DO}	C _{LOAD} = 10pF			19	ns

Note 1: All parameters tested at $T_A = +25^{\circ}C$. Specifications over temperature are guaranteed by design.

Note 2: Guaranteed by design.


Typical Operating Characteristics


(Typical application circuit, V+ = 3.3V, LED forward voltage = 2.4V, scan limit set to 4 digits, T_A = +25°C, unless otherwise noted.)




2.5

3.0









4.0

SUPPLY VOLTAGE (V)

4.5

5.0





Pin Description

Р	IN	NAME	FUNCTION
SSOP	PDIP	NAME	FUNCTION
1, 2, 3, 6–14, 23, 24	1, 2, 3, 7–15, 26, 27	O0 to O13	LED Cathode Drivers. O0 to O13 outputs sink current from the display's cathode rows.
4, 5, 16	4, 5, 6, 18	GND	Ground
15	17	ISET	Segment Current Setting. Connect ISET to GND through series resistor R _{SET} to set the peak current.
17	19	BLINK	Blink Clock Output. Output is open drain.
18	20	DIN	Serial Data Input. Data is loaded into the internal 16-bit shift register on the rising edge of the CLK.
19	21	CLK	Serial-Clock Input. On the rising edge of CLK, data is shifted into the internal shift register. On the falling edge of CLK, data is clocked out of DOUT. CLK input is active only while $\overline{\text{CS}}$ is low.
20	22	DOUT	Serial Data Output. Data clocked into DIN is output to DOUT 15.5 clock cycles later. Data is clocked out on the rising edge of CLK. Output is push-pull.
21	23	CS	Chip-Select Input. Serial data is loaded into the shift register while \overline{CS} is low. The last 16 bits of serial data are latched on \overline{CS} 's rising edge.
22	24	OSC	Multiplex Clock Input. To use the internal oscillator, connect capacitor C _{SET} from OSC to GND. To use the external clock, drive OSC with a 1MHz to 8MHz CMOS clock.
25–31, 34, 35, 36	28–34, 38, 39, 40	O14 to O23	LED Anode Drivers. O14 to O23 outputs source current to the display's anode columns.
32, 33	35, 36, 37	V+	Positive Supply Voltage. Bypass V+ to GND with a 47µF bulk capacitor and a 0.1µF ceramic capacitor.

Detailed Description

The MAX6952 is a serially interfaced display driver that can drive four digits of 5 \times 7 cathode-row dot-matrix displays. The MAX6952 can drive either four monocolor digits (Table 1) or two bicolor digits (Table 2). The MAX6952 includes a 128-character font map comprising 104 predefined characters and 24 user-definable characters. The predefined characters follow the Arial font, with the addition of the following common symbols: \mathfrak{L}, \in , \mathfrak{f}, \circ , μ , \pm , \uparrow , and \downarrow . The 24 user-definable characters are uploaded by the user into on-chip RAM through the serial interface and are lost when the device is powered down. Figure 1 is the MAX6952 functional diagram.

Serial Interface

The MAX6952 communicates through an SPI-compatible 4-wire serial interface. The interface has three inputs, clock (CLK), chip select ($\overline{\text{CS}}$), and data in (DIN), and one output, data out (DOUT). $\overline{\text{CS}}$ must be low to clock data into or out of the device, and DIN must be stable when sampled on the rising edge of CLK. DOUT is stable on the rising edge of CLK. Note that while the SPI protocol expects DOUT to be high impedance when the MAX6952 is not being accessed, DOUT on the MAX6952 is never high impedance.

Table 1. Connection Scheme for Four Monocolor Digits

DIGIT	00	01	02	О3	04	05	06	07	08	09	010	011	012	013	014	015	016	017	018	019	O20	021	O22	023
1	_				,	R1 to		_						Dig	jit 0 cc C	lumns 1 to C	•	es)	Digit 1 columns (anodes) C6 to C10					
2				_					it 2 ro it 3 ro						Dig	jit 2 co C	lumns 1 to C	`	les)		Digit node:			

Table 2. Connection Scheme for Two Bicolor Digits

DIGIT	00	01	02	О3	04	05	06	07	08	09	010	011	012	O13	014	015	016	017	O18	019	O20	021	022	O23				
4	Dia	t O ro	ws (c	othor	400) E	21 +0	D11		_							D	igit 0	colur	nns (a	anodes) C1 to C10								
	Digi	10 10	WS (C	alliot	леѕ) г	1110	N 14		_						- the 5 green anodes the 5 red anodes -								S -					
0												Diai	D: ::4							D	igit 1	colur	nns (a	anode	es) C1	1 to C	10	
				_				Digit 1 rows (cathodes) R1 to R14					N 14	- th	ne 5 g	reen	anode	es -	-	the 5	red a	anode	S -					

Table 3. Serial-Data Format (16 Bits)

D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
R/W	ADDR	ESS						MSB			D5 D4 D3 D2 DATA				LSB




Figure 1. Functional Diagram

CLK and DIN may be used to transmit data to other peripherals. The MAX6952 ignores all activity on CLK and DIN except when $\overline{\text{CS}}$ is low.

Control and Operation Using the 4-Wire Interface Controlling the MAX6952 requires sending a 16-bit word. The first byte, D15 through D8, is the command byte (Table 3), and the second byte, D7 through D0, is the data byte.

Connecting Multiple MAX6952s to the 4-Wire Bus Multiple MAX6952s may be daisy-chained by connecting the DOLLT of one device to the DIN of the next, and

ing the DOUT of one device to the DIN of the next, and driving CLK and $\overline{\text{CS}}$ lines in parallel (Figure 6). Data at DIN propagates through the internal shift registers and appears at DOUT 15.5 clock cycles later, clocked out on the falling edge of CLK. When sending commands to daisy-chained MAX6952s, all devices are accessed at the same time. An access requires (16 x n) clock cycles, where n is the number of MAX6952s connected together. To update just one device in a daisy-chain, the user can send the no-op command (0x00) to the others.

Writing Device Registers

The MAX6952 contains a 16-bit shift register into which DIN data are clocked on the rising edge of SCLK, when \overline{CS} is low. When \overline{CS} is high, transitions on SCLK have no effect. When \overline{CS} goes high, the 16 bits in the shift

register are parallel loaded into a 16-bit latch. The 16 bits in the latch are then decoded and executed.

The MAX6952 is written to using the following sequence:

- 1) Take CLK low.
- 2) Take $\overline{\text{CS}}$ low. This enables the internal 16-bit shift register.
- Clock 16 bits of data into DIN, D15 first to D0 last, observing the setup and hold times. Bit D15 is low, indicating a write command.
- Take CS high (while CLK is still high after clocking in the last data bit).
- 5) Take CLK low.

Figure 3 shows a write operation when 16 bits are transmitted.

If fewer or greater than 16 bits are clocked into the MAX6952 between taking \overline{CS} low and taking \overline{CS} high again, the MAX6952 stores the last 16 bits received, including the previous transmission(s). The general case is when n bits (where n > 16) are transmitted to the MAX6952. The last bits comprising bits $\{n-15\}$ to $\{n\}$ are retained and are parallel loaded into the 16-bit latch as bits D15 to D0, respectively (Figure 4).

Reading Device Registers

Any register data within the MAX6952 may be read by sending a logic high to bit D15. The sequence is:

- 1) Take CLK low.
- 2) Take $\overline{\text{CS}}$ low. This enables the internal 16-bit shift register.
- 3) Clock 16 bits of data into DIN, D15 first to D0 last, observing the setup and hold times. Bit D15 is high, indicating a read command and bits D14 through D8 contain the address of the register to read. Bits D7 to D0 contain dummy data, which is discarded.
- 4) Take $\overline{\text{CS}}$ high. Positions D7 through D0 in the shift register are now loaded with the data in the register addressed by bits D15 through D8. Bits
- 5) Take CLK low.
- 6) Issue another read or write command (which can be a no-op), and examine the bit stream at DOUT; the second 8 bits are the contents of the register addressed by bits D14 through D8 in step 3.

Digit Registers

The MAX6952 uses eight digit registers to store the characters that the user wishes to display on the four 5×7 LED digits. These digit registers are implemented with two planes of 4 bytes, called P0 and P1. Each LED digit

is represented by 2 bytes of memory, 1 byte in plane P0 and the other in plane P1. The digit registers are mapped so that a digit's data can be updated in plane P0, or plane P1, or both planes at the same time (Table 4).

If the blink function is disabled through the Blink Enable Bit E (Table 9) in the configuration register, then the digit register data in plane P0 is used to multiplex the display. The digit register data in P1 is not used. If the blink function is enabled, then the digit register data in both plane P0 and plane P1 are alternately used to multiplex the display. Blinking is achieved by multiplexing the LED display using data planes P0 and P1 on alternate phases of the blink clock (Table 10).

The data in the digit registers does not control the digit segments directly. Instead, the register data is used to address a character generator, which stores the data of a 128-character font (Table 14). The lower 7 bits of the digit data (D6 to D0) select the character from the font. The most-significant bit of the register data (D7) selects whether the font data is used directly (D7 = 0) or whether the font data is inverted (D7 = 1). The inversion feature can be used to enhance the appearance of bicolor displays by displaying, for example, a red character on a green background.

Display Blink Mode

The display blinking facility, when enabled, makes the driver flip automatically between displaying the digit register data in planes P0 and P1. If the digit register data for any digit is different in the two planes, then that digit appears to flip between two characters. To make a character appear to blink on or off, write the character to one plane, and use the blank character (0x20) for the other plane. Once blinking has been configured, it continues automatically without further intervention.

Blink Speed

The blink speed is determined by frequency of the multiplex clock, OSC, and by setting the Blink Rate Selection Bit B (Table 8) in the configuration register. The Blink Rate Selection Bit B sets either fast or slow blink speed for the whole display.

Initial Power-Up

On initial power-up, all control registers are reset, the display is blanked, intensities are set to minimum, and shutdown is enabled (Table 5).

Configuration Register

The configuration register is used to enter and exit shutdown, select the blink rate, globally enable and disable the blink function, globally clear the digit data, and reset the blink timing (Table 6).




Figure 2. Timing Diagram




Figure 3. 16-Bit Write Transmission to the MAX6952




Figure 4. Transmission of More than 16 Bits to the MAX6952

Table 4. Register Address Map

REGISTER			ADDRE	SS (CO	MMAND	BYTE)			HEX
	D15	D14	D13	D12	D11	D10	D9	D8	CODE
No-Op	R/W	0	0	0	0	0	0	0	0x00
Intensity10	R/W	0	0	0	0	0	0	1	0x01
Intensity32	R/W	0	0	0	0	0	1	0	0x02
Scan-Limit Scan-Limit	R/W	0	0	0	0	0	1	1	0x03
Configuration	R/W	0	0	0	0	1	0	0	0x04
User-Defined Fonts	R/W	0	0	0	0	1	0	1	0x05
Factory reserved. Do not write to this.	R/W	0	0	0	0	1	1	0	0x06
Display Test	R/W	0	0	0	0	1	1	1	0x07
Digit 0 Plane P0	R/W	0	1	0	0	0	0	0	0x20
Digit 1 Plane P0	R/W	0	1	0	0	0	0	1	0x21
Digit 2 Plane P0	R/W	0	1	0	0	0	1	0	0x22
Digit 3 Plane P0	R/W	0	1	0	0	0	1	1	0x23
Digit 0 Plane P1	R/W	1	0	0	0	0	0	0	0x40
Digit 1 Plane P1	R/W	1	0	0	0	0	0	1	0x41
Digit 2 Plane P1	R/W	1	0	0	0	0	1	0	0x42
Digit 3 Plane P1	R/W	1	0	0	0	0	1	1	0x43
Write Digit 0 Plane P0 and Plane P1 with Same Data (Reads as 0x00)	R/W	1	1	0	0	0	0	0	0x60
Write Digit 1 Plane P0 and Plane P1 with Same Data (Reads as 0x00)	R/W	1	1	0	0	0	0	1	0x61
Write Digit 2 Plane P0 and Plane P1 with Same Data (Reads as 0x00)	R/W	1	1	0	0	0	1	0	0x62
Write Digit 3 Plane P0 and Plane P1 with Same Data (Reads as 0x00)	R/W	1	1	0	0	0	1	1	0x63

Shutdown Mode (S Data Bit D0) Format

The S bit in the configuration register selects shutdown or normal operation (Table 7). The display driver can be programmed while in shutdown mode, and shutdown mode is overridden when in display test mode. For normal operation, the S bit should be set to 1.

Blink Rate Selection (B Data Bit D2) Format

The B bit in the configuration register selects the blink rate. This is the speed that the segments alternate

between plane P0 and plane P1 refresh data. The blink rate is determined by the frequency of the multiplex clock OSC, in addition to the setting of the B bit (Table 8).

Global Blink Enable/Disable (E Data Bit D3) Format

The E bit globally enables or disables the blink feature of the device (Table 9). When blink is globally enabled, then the digit data in both planes P0 and P1 are used to control the display (Table 10).

Table 5. Initial Power-Up Register Status

		ADDRESS	REGISTER DATA											
REGISTER	POWER-UP CONDITION	CODE (HEX)	D7	D6	D5	D4	D3	D2	D1	D0				
Intensity10	1/16 (min on)	0x01	0	0	0	0	0	0	0	0				
Intensity32	1/16 (min on)	0x02	0	0	0	0	0	0	0	0				
Scan Limit	Display 4 digits: 0 1 2 3	0x03	Χ	Χ	Χ	Χ	Χ	Χ	Χ	1				
Configuration	Shutdown enabled, blink speed is slow, blink disabled	0x04	0	Х	0	0	0	0	Х	0				
User-Defined Font Address Pointer	Address 0x80; pointing to the first user-defined font location	0x05	1	0	0	0	0	0	0	0				
Display Test	Normal operation	0x07	Χ	Χ	Χ	Χ	Χ	Χ	Χ	0				
Digit 0 Plane P0	Blank digit (0x20)	0x20	0	0	1	0	0	0	0	0				
Digit 1 Plane P0	Blank digit (0x20)	0x21	0	0	1	0	0	0	0	0				
Digit 2 Plane P0	Blank digit (0x20)	0x22	0	0	1	0	0	0	0	0				
Digit 3 Plane P0	Blank digit (0x20)	0x23	0	0	1	0	0	0	0	0				
Digit 0 Plane P1	Blank digit (0x20)	0x40	0	0	1	0	0	0	0	0				
Digit 1 Plane P1	Blank digit (0x20)	0x41	0	0	1	0	0	0	0	0				
Digit 2 Plane P1	Blank digit (0x20)	0x42	0	0	1	0	0	0	0	0				
Digit 3 Plane P1	Blank digit (0x20)	0x43	0	0	1	0	0	0	0	0				

Table 6. Configuration Register Format

REGISTER		REGISTER DATA										
REGISTER	D7	D6	D5	D4	D3	D2	D1	D0				
Configuration Register	Р	Х	R	Т	Е	В	Χ	S				

Table 7. Shutdown Control (S Data Bit D0) Format

MODE	REGISTER DATA									
WODE	D7	D6	D5	D4	D3	D2	D1	D0		
Shutdown Mode	Р	X	R	Т	Е	В	X	0		
Normal Operation	Р	Χ	R	Т	Е	В	X	1		

When blink is globally disabled, then only the digit data in plane P0 is used to control the display. The digit data in plane P1 is ignored.

Global Blink Timing Synchronization (T Data Bit D4) Format

By setting the T bit in multiple MAX6952s at the same time (or in quick succession), the blink timing can be synchronized across all the devices (Table 11). Note that the display multiplexing sequence is also reset, which might give rise to a one-time display flicker when the register is written.

Global Clear Digit Data (R Data Bit D5) FormatWhen global digit data clear is set, the digit data for both planes P0 and P1 for all digits is cleared (Table 12).

Blink Phase Readback (P Data Bit D7) Format

When the configuration register is read, the P bit reflects the state of the blink output pin at that time (Table 13).

Character Generator Font Mapping

The font is a 5×7 matrix comprising 104 characters in ROM, and 24 user-definable characters. The selection from the total of 128 characters is represented by the lower 7 bits of the 8-bit digit registers. The most-significant bit, shown as x in the ROM map below, is zero to light LEDs as shown by the black segments in Table 14, and 1 to display the inverse.

The character map follows the Arial font for 96 characters in the x0101000 through x11111111 range. The first




Figure 6. MAX6952 Daisy-Chain Connection

Table 8. Blink Rate Selection (B Data Bit D2) Format

	REGISTER DATA								
MODE	D7	D6	D5	D4	D3	D2	D1	D0	
Slow blinking (Segments are refreshed using plane P0 for 1s, plane P1 for 1s, for OSC = 4MHz.)	Р	Х	R	Т	Е	0	Х	S	

Table 9. Global Blink Enable/Disable (E Data Bit D3) Format

MODE		REGISTER DATA										
	D7	D6	D5	D4	D3	D2	D1	D0				
Blink function is disabled.	Р	Х	R	Т	0	В	Χ	S				
Blink function is enabled.	Р	Х	R	Т	1	В	Χ	S				

Table 10. Digit Register Mapping with Blink Globally Enabled

SEGMENT'S BIT SETTING IN PLANE P1	SEGMENT'S BIT SETTING IN PLANE PO	SEGMENT BEHAVIOR
0	0	Segment off
0	1	Segment on only during the 1st half of each blink period
1	0	Segment on only during the 2nd half of each blink period
1	1	Segment on

32 characters map the 24 user-definable positions (RAM00 to RAM23), plus eight extra common characters in ROM.

User-Defined Fonts

The 24 user-definable characters are represented by 120 entries of 7-bit data, five entries per character, and are stored in the MAX6952's internal RAM.

The 120 user-definable font data entries are written and read through a single register, address 0x05. An autoincrementing font address pointer in the MAX6952

indirectly accesses the font data. The font address pointer can be written, setting one of 120 addresses between 0x00 and 0xF7, but cannot be read back. The font data is written to and read from the MAX6952 indirectly, using this font address pointer. Unused font locations can be used as general-purpose scratch RAM, bearing in mind that the font registers are only 7 bits wide, not 8.

Table 15 shows how the single user-defined font register 0x05 is used to set the font address pointer, write font data, and read font data. A read action always returns font data from the font address pointer position. A write action sets the 7-bit font address pointer if the MSB is set, or writes 7-bit font data to the font address pointer position if the MSB is clear.

The font address pointer autoincrements after a valid access to the user-definable font data. Autoincrementing allows the 120 font data entries to be written and read back very quickly because the font pointer address need only be set once. When the last data location 0xF7 is written, the font address pointer autoincrements to address 0x80. If the font address pointer is set to an out-of-range address by writing data in the 0xF8 to 0xFF range, then address 0x80 is set instead (Table 16).

Table 17 shows the user-definable font pointer base addresses.

Table 11. Global Blink Timing Synchronization (T Data Bit D4) Format

MODE -		REGISTER DATA										
		D6	D5	D4	D3	D2	D1	D0				
Blink timing counters are unaffected.	Р	Х	R	0	Е	В	Х	S				
Blink timing counters are reset on the rising edge of $\overline{\text{CS}}$.	Р	Х	R	1	Е	В	Х	S				

Table 12. Global Clear Digit Data (R Data Bit D5) Format

MODE		REGISTER DATA									
MODE	D7	D6	D5	D4	D3	D2	D1	D0			
Digit data for both planes P0 and P1 are unaffected.	Р	Χ	0	Т	Е	В	Χ	S			
Digit data for both planes P0 and P1 are cleared on the rising edge of $\overline{\text{CS}}$.	Р	X	1	Т	E	В	X	S			

Table 13. Blink Phase Readback (P Data Bit D7) Format

MODE		REGISTER DATA										
MODE	D7	D6	D5	D4	D3	D2	D1	D0				
P1 Blink Phase	0	Х	R	Т	Е	В	Х	S				
P0 Blink Phase	1	Χ	R	Т	Е	В	Χ	S				

Table 14. Character Map

MSB								
LSB	x000	x001	x010	x011	x100	x101	x110	x111
0000	RAM00	RAM16						
0001	RAM01	RAM17						
0010	RAM02	RAM18			## ##			
0011	RAM03	RAM19						
0100	RAM04	RAM20						
0101	RAM05	RAM21						
0110	RAM06	RAM22						
0111	RAM07	RAM23						
1000	RAM08							
1001	RAM09							
1010	RAM10							
1011	RAM11							
1100	RAM12							
1101	RAM13							
1110	RAM14							
1111	RAM15							

Table 18 shows an example of data (characters 0, 1, and 2) being stored in the first three user-defined font locations, illustrating the orientation of the data bits.

Table 19 shows the six sequential write commands required to set a MAX6953's font character RAM02 with the data to display character 2 given in the font RAM illustration above.

Multiplex Clock and Blink Timing

The OSC pin can be fitted with capacitor CSET to GND (to use the internal RC multiplex oscillator), or driven by an external clock. The multiplex clock frequency determines the multiplex scan rate and the blink timing. The display scan rate is calculated by dividing the frequency at OSC by 5600. With OSC at 4 MHz, each display digit is enabled for 100µs and the display scan rate is 714.29Hz.

The on-chip oscillator may be accurate enough for applications using a single device. If an exact blink rate is required, use an external clock ranging between 1MHz and 8MHz to drive OSC. The OSC inputs of multiple MAX6952s can be tied together to a common external clock to make the devices blink at the same rate. The relative blink phasing of multiple MAX6952s can be synchronized by setting the T bit in the control register for all the devices in quick succession (Table 11).

If the serial interfaces of multiple MAX6952s are daisy-chained by connecting DOUT of one device to DIN of the next, then synchronization is achieved automatically by updating the control register for all devices together. For MAX6952s, the devices can be synchronized by transmitting the serial data for the control register, and then toggling the $\overline{\text{CS}}$ pin for each device, either together or in quick succession. Figure 7 is the multiplex timing diagram.

Blink Output

The blink output indicates the blink phase, and is high during the P0 period and low during the P1 period. Blink phase status can also be read back as the P bit in the configuration register (Table 13). Typical uses for this output are:

To provide an interrupt to the processor so that segment data can be changed synchronous to the blinking. For example, a clock application may have colon segments blinking every second between hours and minute digits, and the minute display is best changed in step with the colon segments. Also, if the rising edge of blink is detected, there is half a blink period to change the P1 digit data. Similarly, if the falling edge of blink is detected, the user has half a blink period to change the P0 digit data.

Table 15. Memory Mapping of User-Defined Font Register 0x05

ADDRESS CODE (HEX)	REGISTER DATA	SPI READ OR WRITE	FUNCTION
0x85	0x00-0x7F	Read	Read 7-bit user-definable font data entry from current font address. MSB of the register data is clear. Font address pointer is incremented after the read.
0x05	0x00-0x7F	Write	Write 7-bit user-definable font data entry to current font address. Font address pointer is incremented after the write.
0x05	0x80-0xFF	Write	Write font address pointer with the register data.

Table 16. Font Pointer Address Behavior

FONT POINTER ADDRESS	ACTION
0x80 to 0xF6	Valid range to set the font address pointer. Pointer autoincrements after a font data read or write, while pointer address remains in this range.
0xF7	Font address resets to 0x80 after a font data read or write to this pointer address.
0xF8 to 0xFF	Invalid range to set the font address pointer. Pointer is set to 0x80 if address.

 If OSC is driven with an accurate frequency, blink can be used as a seconds counter or similar.

Scan-Limit Register

The scan-limit register sets how many monocolor digits are displayed, either two or four. A bicolor digit is connected as two monocolor digits.

The multiplexing scheme drives digits 0 and 1 at the same time, then digits 2 and 3 at the same time. To increase the effective brightness of the displays, drive only two digits instead of four. By doing this, the average segment current doubles, but also doubles the number of MAX6952s required to drive a given number of digits.

Because digit 1 is driven at the same time as digit 0 (and digit 3 is driven at the same time as digit 2), only 1 bit is used to set the scan limit. The bit is clear if one or two digits are to be driven, and set if three or four digits are to be driven (Table 20). Change the scan-limit register only when the MAX6952 is in shutdown mode.

Intensity Registers

Display brightness is controlled digitally by four pulse-width modulators, one for each display digit. Each digit is controlled by a nibble of one of the two intensity registers, Intensity 10 and Intensity 32. The modulator scales the average segment current in 16 steps from a maximum of 15/16 down to 1/16 of the peak current. The minimum interdigit blanking time is, therefore, 1/16 of a cycle. The maximum duty cycle is 15/16. (Tables 21 and 22).

No-Op Register

A write to the no-op register is ignored.

Selecting External Components RSET and CSET to Set Oscillator Frequency and Segment Current

The RC oscillator uses an external resistor RSET and an external capacitor CSET to set the oscillator frequency, fOSC. The allowed range of fOSC is 1MHz to 8MHz. RSET also sets the peak segment current. The recommended values of RSET and CSET set the oscillator to 4MHz, which makes the blink frequencies 0.5Hz and 1Hz. The recommended value of RSET also sets the peak current to 40mA, which makes the segment current adjustable from 2.5mA to 37.5mA in 2.5mA steps:

ISEG = KI / RSET mA

fosc = Kf / (Rset x Cset + Cstray) MHz

Where:

 $K_I = 2144$

 $K_F = 6000$

RSET = external resistor in $k\Omega$

CSET = external capacitor in pF

CSTRAY = stray capacitance from OSC pin to GND in pF, typically 2pF

The recommended value of RSET is 53.6k Ω and the recommended value of CSET is 26pF.

Table 17. User-Definable Font Pointer Base Address Table

FONT CHARACTER	ADDRESS	REGISTER				REGIST	ER DAT	ГА		
CHARACTER	CODE (HEX)	DATA (HEX)	D7	D6	D5	D4	D3	D2	D1	D0
RAM00	0x05	0x80	1	0	0	0	0	0	0	0
RAM01	0x05	0x85	1	0	0	0	0	1	0	1
RAM02	0x05	A8x0	1	0	0	0	1	0	1	0
RAM03	0x05	0x8F	1	0	0	0	1	1	1	1
RAM04	0x05	0x94	1	0	0	1	0	1	0	0
RAM05	0x05	0x99	1	0	0	1	1	0	0	1
RAM06	0x05	0x9E	1	0	0	1	1	1	1	0
RAM07	0x05	0xA3	1	0	1	0	0	0	1	1
RAM08	0x05	0xA8	1	0	1	0	1	0	0	0
RAM09	0x05	0xAD	1	0	1	0	1	1	0	1
RAM10	0x05	0xB2	1	0	1	1	0	0	1	0
RAM11	0x05	0xB7	1	0	1	1	0	1	1	1
RAM12	0x05	0xBC	1	0	1	1	1	1	0	0
RAM13	0x05	0xC1	1	1	0	0	0	0	0	1
RAM14	0x05	0xC6	1	1	0	0	0	1	1	0
RAM15	0x05	0xCB	1	1	0	0	1	0	1	1
RAM16	0x05	0xD0	1	1	0	1	0	0	0	0
RAM17	0x05	0xD5	1	1	0	1	0	1	0	1
RAM18	0x05	0xDA	1	1	0	1	1	0	1	0
RAM19	0x05	0xDF	1	1	0	1	1	1	1	1
RAM20	0x05	0xE4	1	1	1	0	0	1	0	0
RAM21	0x05	0xE9	1	1	1	0	1	0	0	1
RAM22	0x05	0xEE	1	1	1	0	1	1	1	0
RAM23	0x05	0xF3	1	1	1	1	0	0	1	1

The recommended value of RSET is the minimum allowed value since it sets the display driver to the maximum allowed segment current. RSET can be set to a higher value to set the segment current to a lower peak value where desired. The user must also ensure that the peak current specifications of the LEDs connected to the driver are not exceeded.

The effective value of CSET includes not only the actual external capacitor used, but also the stray capacitance from OSC to GND. This capacitance is usually in the 1pF to 5pF range, depending on the layout used.

Display-Test Register

The display-test register switches the drivers between one of two modes: normal and display test. Display-test mode turns all LEDs on by overriding, but not altering, all control and digit registers (including the shutdown register). In display-test mode, eight digits are scanned and the duty cycle is 7/16 (half power). Table 23 lists the display-test register format.

_Applications Information

Choosing Supply Voltage to Minimize Power Dissipation

The MAX6952 drives a peak current of 40mA into LEDs with a 2.4V forward-voltage drop when operated from a supply voltage of at least 3.0V. The minimum voltage drop across the internal LED drivers is, therefore (3.0V - 2.4V) = 0.6V. If a higher supply voltage is used, the driver absorbs a higher voltage, and the driver's power dissipation increases accordingly. However, if the LEDs used have a higher forward voltage drop than 2.4V, the supply voltage must be raised accordingly to ensure that the driver always has at least 0.6V headroom.

Table 18. User-Definable Character Storage Example

FONT CHARACTER	FONT ADDRESS	ADDRESS CODE (HEX)	FONT POINTER ADDRESS	REGISTER DATA								
	POINTER	,	(HEX)	D7	D6	D5	D4	D3	D2	D1	D0	
RAM00	0x00	0x05	0x80	0	0	1	1	1	1	1	0	
RAM00	0x01	0x05	0x81	0	1	0	1	0	0	0	1	
RAM00	0x02	0x05	0x82	0	1	0	0	1	0	0	1	
RAM00	0x03	0x05	0x83	0	1	0	0	0	1	0	1	
RAM00	0x04	0x05	0x84	0	0	1	1	1	1	1	0	
RAM01	0x05	0x05	0x85	0	0	0	0	0	0	0	0	
RAM01	0x06	0x05	0x86	0	1	0	0	0	0	1	0	
RAM01	0x07	0x05	0x87	0	1	1	1	1	1	1	1	
RAM01	0x08	0x05	0x88	0	1	0	0	0	0	0	0	
RAM01	0x09	0x05	0x89	0	0	0	0	0	0	0	0	
RAM02	0x0A	0x05	A8x0	0	1	0	0	0	0	1	0	
RAM02	0x0B	0x05	0x8B	0	1	1	0	0	0	0	1	
RAM02	0x0C	0x05	0x8C	0	1	0	1	0	0	0	1	
RAM02	0x0D	0x05	0x8D	0	1	0	0	1	0	0	1	
RAM02	0x0E	0x05	0x8E	0	1	0	0	0	1	1	0	

Table 19. Setting a Font Character to RAM Example

ADDRESS CODE (HEX)	REGISTER DATA (HEX)	ACTION BEING PERFORMED
0x05	0x8A	Set font address pointer to the base address of font character RAM02.
0x05	0x42	1st 7 bits of data: 1000010 goes to font address 0x8A; pointer then autoincrements to address 0x8B.
0x05	0x61	2nd 7 bits of data: 1100001 goes to font address 0x8B; pointer then autoincrements to address 0x8C.
0x05	0x51	3rd 7 bits of data: 1010001 goes to font address 0x8C; pointer then autoincrements to address 0x8D.
0x05	0x49	4th 7 bits of data: 1001001 goes to font address 0x8D; pointer then autoincrements to address 0x8E.
0x05	0x46	5th 7 bits of data: 1000110 goes to font address 0x8E; pointer then autoincrements to address 0x8F.

Table 20. Scan Limit Register Format

SCAN LIMIT	ADDRESS CODE (HEX)	REGISTER DATA							HEX	
	0022 ()	D7	D6	D5	D4	D3	D2	D1	D0	CODE
Display digits 0 and 1 only	0x03	Х	Х	Х	Х	Х	Х	Χ	0	0xX0
Display digits 0, 1, 2, and 3	0x03	X	Χ	Χ	Χ	X	Χ	Χ	1	0xX1

6 _______MIXI/M

Table 21. Intensity Register Format for Digit 0 (Address 0x01) and Digit 2 (Address 0x02)

DUTY CYCLE	TYPICAL SEGMENT CURRENT (mA)	ADDRESS CODE (HEX)	D7	D6	D5	D4	D3	D2	D1	D0	HEX CODE
1/16 (min on)	2.5	0x01, 0x02					0	0	0	0	0xX0
2/16	5	0x01, 0x02					0	0	0	1	0xX1
3/16	7.5	0x01, 0x02					0	0	1	0	0xX2
4/16	10	0x01, 0x02					0	0	1	1	0xX3
5/16	12.5	0x01, 0x02	See Table 22.				0	1	0	0	0xX4
6/16	15	0x01, 0x02					0	1	0	1	0xX5
7/16	17.5	0x01, 0x02					0	1	1	0	0xX6
8/16	20	0x01, 0x02					0	1	1	1	0xX7
9/16	22.5	0x01, 0x02					1	0	0	0	0xX8
10/16	25	0x01, 0x02					1	0	0	1	0xX9
11/16	27.5	0x01, 0x02					1	0	1	0	0xXA
12/16	30	0x01, 0x02					1	0	1	1	0xXB
13/16	32.5	0x01, 0x02					1	1	0	0	0xXC
14/16	35	0x01, 0x02					1	1	0	1	0xXD
15/16	37.5	0x01, 0x02					1	1	1	0	0xXE
15/16 (max on)	37.5	0x01, 0x02					1	1	1	1	0xXF

Table 22. Intensity Register Format for Digit 1 (Address 0x01) and Digit 3 (Address 0x02)

DUTY CYCLE	TYPICAL SEGMENT CURRENT (mA)	ADDRESS CODE (HEX)	D7	D6	D5	D4	D3	D2	D1	D0	HEX CODE
1/16 (min on)	2.5	0x01, 0x02	0	0	0	0					0x0X
2/16	5	0x01, 0x02	0	0	0	1				0x1X	
3/16	7.5	0x01, 0x02	0	0	1	0			0x2X		
4/16	10	0x01, 0x02	0	0	1	1		0x3X			
5/16	12.5	0x01, 0x02	0	1	0	0		0x4X			
6/16	15	0x01, 0x02	0	1	0	1		0x5X			
7/16	17.5	0x01, 0x02	0	1	1	0		0x6X			
8/16	20	0x01, 0x02	0	1	1	1			0x7X		
9/16	22.5	0x01, 0x02	1	0	0	0			0x8X		
10/16	25	0x01, 0x02	1	0	0	1					0x9X
11/16	27.5	0x01, 0x02	1	0	1	0					0xAX
12/16	30	0x01, 0x02	1	0	1	1		0xBX			
13/16	32.5	0x01, 0x02	1	1	0	0		0xCX			
14/16	35	0x01, 0x02	1	1	0	1		0xDX			
15/16	37.5	0x01, 0x02	1	1	1	0		0xEX			
15/16 (max on)	37.5	0x01, 0x02	1	1	1	1					0xFX

Table 23. Display-Test Register Format

	ADDRESS CODE (HEX)	REGISTER DATA								
MODE		D7	D6	D5	D4	D3	D2	D1	D0	
Normal operation	0x07	Χ	Х	Χ	Х	Χ	Χ	Χ	0	
Display test	0x07	Χ	Χ	Χ	Χ	Χ	Χ	Χ	1	

The voltage drop across the drivers with a nominal 5V supply (5.0V - 2.4V) = 2.6V is nearly 3 times the drop across the drivers with a nominal 3.3V supply (3.3V - 2.4V) = 0.9V. In most systems, consumption is an important design criterion, and the MAX6952 should be operated from the system's 3.3V nominal supply. In other designs, the lowest supply voltage may be 5V. The issue now is to ensure the dissipation limit for the MAX6952 is not exceeded. This can be achieved by inserting a series resistor in the supply to the MAX6952, ensuring that the supply decoupling capacitors are still on the MAX6952 side of the resistor. For example, consider the requirement that the minimum supply voltage to a MAX6952 must be 3.0V, and the input supply range is 5V ±5%.

Maximum supply current is:

 $12mA + (40mA \times 10) = 412mA$

Minimum input supply voltage is 4.75V.

Maximum series resistor value is:

 $(4.75V - 3.0V) / 0.412A = 4.25\Omega$

We choose 3.3Ω ±5%. Worst-case resistor dissipation is at maximum toleranced resistance, i.e., (0.412A) 2 x (3.3 Ω × 1.05) = 0.577W. We choose a 1W resistor rating. The maximum MAX6952 supply voltage is at maximum input supply voltage and minimum toleranced resistance, i.e., 5.25V - (0.412A x 3.3Ω × 0.95) = 3.97V.

Low-Voltage Operation

The MAX6952 works over the 2.7V to 5.5V supply range. The minimum useful supply voltage is determined by the forward voltage drop of the LEDs at the peak current ISEG, plus the 0.6V headroom required by the driver output stages. The MAX6952 correctly regulates ISEG with a supply voltage above this minimum voltage. If the supply drops below this minimum voltage, the driver output stages may brown out, and be unable to regulate the current correctly. As the supply voltage drops further, the LED segment drive current becomes effectively limited by the output driver's onresistance, and the LED drive current drops. The characteristics of each individual LED in a 5 x 7 matrix digit are well matched, so the result is that the display inten-

sity dims uniformly as supply voltage drops out of regulation and beyond. The MAX6952 operates down to 2.5V supply voltage (although most displays are very dim at this voltage), provided that the MAX6952 is powered up initially to at least 2.7V to trigger the device's internal reset.

Computing Power Dissipation

The upper limit for power dissipation (PD) for the MAX6952 is determined from the following equation:

$$P_D = (V + \times 12mA) + (V + - V_{LED}) (DUTY \times I_{SEG} \times N)$$

where:

V+ = supply voltage

Duty = duty cycle set by intensity register

N = number of segments driven (worst case is 10)

V_{LED} = LED forward voltage

ISEG = segment current set by RSET

 P_D = power dissipation, in mW if currents are in mA

Dissipation example:

ISEG =
$$40\text{mA}$$
, N = 10, Duty = $15 / 16$, V_{LED} = 2.4V at 40mA , V₊ = 3.6V

$$P_D = 3.6V (12mA) + (3.6V - 2.4V)(15 / 16 \times 40mA \times 10)$$

= 0.493W

Thus, for a 36-pin SSOP package (T_{JA} = 1 / 0.0118 = +85°C/W from operating ratings), the maximum allowed ambient temperature T_A is given by:

$$T_{J(MAX)} = T_A + (P_D \times T_{JA}) = +150^{\circ}C = T_A + (0.493 \times +85^{\circ}C/W)$$

So, $T_A = +108^{\circ}C$. Thus, the part can be operated safely at a maximum package temperature of $+85^{\circ}C$.

Power Supplies

The MAX6952 operates from a single 2.7V to 5.5V power supply. Bypass the power supply to GND with a 0.1µF capacitor as close to the device as possible. Add a 47µF capacitor if the MAX6952 is not close to the board's input bulk decoupling capacitor.




Figure 7. Multiplex Timing Diagram (OSC = 4MHz)

Board Layout


When designing a board, use the following guidelines: TRANSISTOR COUNT: 43.086

- 1) The R_{SET} connection to the ISET pin is a high-impedance node, and sensitive to layout. Place R_{SET} right next to the ISET pin and route R_{SET} directly to these pins with very short tracks.
- 2) Ensure that the track from the ground end of R_{SET} routes directly to GND pin 18 (PDIP package) or GND pin 16 (SSOP package), and that this track is not used as part of any other ground connection.

_____Chip Information


PROCESS: CMOS

Pin Configurations



Package Information

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to **www.maxim-ic.com/packages**.)



Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.