

PRELIMINARY

Notice: This is not a final specification. Some parametric limits are subject to change.

R8C/2E Group, R8C/2F Group RENESAS MCU

REJ03B0222-0010 Rev.0.10 Aug 01, 2007

1. Overview

1.1 Features

The R8C/2E Group and R8C/2F Group of single-chip MCUs incorporates the R8C/Tiny Series CPU core, employing sophisticated instructions for a high level of efficiency. With 1 Mbyte of address space and is capable of executing instructions at high speed. In addition, the CPU core boasts a multiplier for high-speed operation processing.

Power consumption is low, and the supported operating modes allow additional power control. These MCUs also use an anti-noise configuration to reduce emissions of electromagnetic noise and are designed to withstand EMI. Integration of many peripheral functions, including multifunction timer and serial interface, reduces the number of system components.

Furthermore, the R8C/2F Group has on-chip data flash (1 KB \times 2 blocks).

The difference between the R8C/2E Group and R8C/2F Group is only the presence or absence of data flash. Their peripheral functions are the same.

1.1.1 Applications

Electronic household appliances, office equipment, audio equipment, consumer equipment, etc.

1.1.2 **Specifications**

Tables 1.1 and 1.2 outlines the Specifications for R8C/2E Group and Tables 1.3 and 1.4 outlines the Specifications for R8C/2F Group

Table 1.1 Specifications for R8C/2E Group (1)

Item	Function	Specification
CPU	Central	R8C/Tiny series core
	processing unit	Number of fundamental instructions: 89
		Minimum instruction execution time:
		50 ns (f(XIN) = 20 MHz, VCC = 3.0 to 5.5 V)
		100 ns (f(XIN) = 10 MHz, VCC = 2.7 to 5.5 V)
		Multiplier: 16 bits × 16 bits → 32 bits
		• Multiply-accumulate instruction: 16 bits × 16 bits + 32 bits → 32 bits
		Operation mode: Single-chip mode (address space: 1 Mbyte)
Memory	ROM, RAM	Refer to Table 1.5 Product List for R8C/2E Group.
Power Supply	Voltage	Power-on reset
Voltage	detection circuit	Voltage detection 2
Detection		75.13.go 4515511511 <u>-</u>
I/O Ports	Programmable	• Input-only: 3 pins
., • . •	I/O ports	CMOS I/O ports: 25, selectable pull-up resistor
	,, o porto	• High current drive ports: 8
Clock	Clock generation	2 circuits: XIN clock oscillation circuit (with on-chip feedback resistor),
Cicon	circuits	On-chip oscillator (high-speed, low-speed)
	on ounto	(high-speed on-chip oscillator has a frequency adjustment
		function)
		Oscillation stop detection: XIN clock oscillation stop detection
		function
		• Frequency divider circuit: Dividing selectable 1, 2, 4, 8, and 16
		• Low power consumption modes:
		Standard operating mode (high-speed clock, high-speed on-chip
		oscillator, low-speed on-chip oscillator), wait mode, stop mode
Interrupts		• External: 4 sources, Internal: 15 sources, Software: 4 sources
interrupts		• Priority levels: 7 levels
Watchdog Tim	or	15 bits × 1 (with prescaler), reset start selectable
Timer	Timer RA	8 bits × 1 (with 8-bit prescaler)
TITLET	Time IXA	Timer mode (period timer), pulse output mode (output level inverted
		every period), event counter mode, pulse width measurement mode,
		pulse period measurement mode
	Timer RB	8 bits × 1 (with 8-bit prescaler)
	Timer ND	Timer mode (period timer), programmable waveform generation
		mode (PWM output), programmable one-shot generation mode,
		programmable wait one-shot generation mode
	Timer RC	16 bits × 1 (with 4 capture/compare registers)
		Timer mode (input capture function, output compare function), PWM
		mode (output 3 pins), PWM2 mode (PWM output pin)
	Timer RE	8 bits × 1
		Output compare mode
Serial	UART0	Clock synchronous serial I/O/UART x 1
Interface		
LIN Module	•	Hardware LIN: 1 (timer RA, UART0)
A/D Converter		10-bit resolution × 12 channels, includes sample and hold function
D/A Converter		8-bit resolution × 2 circuits
Comparator		2 circuits

Table 1.2 Specifications for R8C/2E Group (2)

Item	Specification
Flash Memory	 Programming and erasure voltage: VCC = 2.7 to 5.5 V
	Programming and erasure endurance: 100 times
	Program security: ROM code protect, ID code check
	Debug functions: On-chip debug, on-board flash rewrite function
Operating Frequency/Supply	f(XIN) = 20 MHz (VCC = 3.0 to 5.5 V),
Voltage	f(XIN) = 10 MHz (VCC = 2.7 to 5.5 V)
Current consumption	Typ. 10 mA (VCC = 5.0 V, f(XIN) = 20 MHz) Typ. 6 mA (VCC = 3.0 V, f(XIN) = 10 MHz)
	Typ. 23 μ A (VCC = 3.0 V, wait mode (peripheral clock off))
	Typ. 0.7 μ A (VCC = 3.0 V, stop mode)
Operating Ambient Temperature	-20 to 85°C (N version)
	-40 to 85°C (D version) ⁽¹⁾
Package	32-pin LQFP
	Package code: PLQP0032GB-A (previous code: 32P6U-A)

1. Specify the D version if D version functions are to be used.

Specifications for R8C/2F Group (1) Table 1.3

Item	Function	Specification
CPU	Central	R8C/Tiny series core
	processing unit	Number of fundamental instructions: 89
		Minimum instruction execution time:
		50 ns (f(XIN) = 20 MHz, VCC = 3.0 to 5.5 V)
		100 ns (f(XIN) = 10 MHz, VCC = 2.7 to 5.5 V)
		Multiplier: 16 bits × 16 bits → 32 bits
		• Multiply-accumulate instruction: 16 bits × 16 bits + 32 bits → 32 bits
		Operation mode: Single-chip mode (address space: 1 Mbyte)
Memory	ROM, RAM	Refer to Table 1.6 Product List for R8C/2F Group.
Power Supply	Voltage detection	Power-on reset
Voltage	circuit	Voltage detection 2
Detection		
I/O Ports	Programmable	Input-only: 3 pins
	I/O ports	CMOS I/O ports: 25, selectable pull-up resistor
		High current drive ports: 8
Clock	Clock generation	2 circuits: XIN clock oscillation circuit (with on-chip feedback resistor),
	circuits	On-chip oscillator (high-speed, low-speed)
		(high-speed on-chip oscillator has a frequency adjustment
		function)
		Oscillation stop detection: XIN clock oscillation stop detection
		function
		• Frequency divider circuit: Dividing selectable 1, 2, 4, 8, and 16
		Low power consumption modes:
		Standard operating mode (high-speed clock, high-speed on-chip
		oscillator, low-speed on-chip oscillator), wait mode, stop mode
Interrupts	•	• External: 4 sources, Internal: 15 sources, Software: 4 sources
		Priority levels: 7 levels
Watchdog Tim		15 bits x 1 (with prescaler), reset start selectable
Timer	Timer RA	8 bits x 1 (with 8-bit prescaler)
		Timer mode (period timer), pulse output mode (output level inverted
		every period), event counter mode, pulse width measurement mode,
		pulse period measurement mode
	Timer RB	8 bits × 1 (with 8-bit prescaler)
		Timer mode (period timer), programmable waveform generation mode (PWM output), programmable one-shot generation mode,
		programmable wait one-shot generation mode
	Timer RC	16 bits × 1 (with 4 capture/compare registers)
	Tilliel NC	Timer mode (input capture function, output compare function), PWM
		mode (output 3 pins), PWM2 mode (PWM output pin)
	Timer RE	8 bits × 1
	11111011112	Output compare mode
Serial	UART0	Clock synchronous serial I/O/UART x 1
Interface		
LIN Module	1	Hardware LIN: 1 (timer RA, UART0)
A/D Converter		10-bit resolution × 12 channels, includes sample and hold function
D/A Converter		8-bit resolution × 2 circuits
Comparator		2 circuits

Specifications for R8C/2F Group (2) Table 1.4

·	
Item	Specification
Flash Memory	 Programming and erasure voltage: VCC = 2.7 to 5.5 V
	Programming and erasure endurance: 10,000 times (data flash)
	1,000 times (program ROM)
	Program security: ROM code protect, ID code check
	Debug functions: On-chip debug, on-board flash rewrite function
Operating Frequency/Supply	f(XIN) = 20 MHz (VCC = 3.0 to 5.5 V),
Voltage	f(XIN) = 10 MHz (VCC = 2.7 to 5.5 V)
Current consumption	Typ. 10 mA (VCC = 5.0 V, f(XIN) = 20 MHz)
	Typ. 6 mA ($\dot{V}CC = 3.0 \text{ V, } f(\dot{X}IN) = 10 \text{ MHz})'$
	Typ. 23 μA (VCC = 3.0 V, wait mode (peripheral clock off))
	Typ. 0.7 μ A (VCC = 3.0 V, stop mode)
Operating Ambient Temperature	-20 to 85°C (N version)
	-40 to 85°C (D version) ⁽¹⁾
Package	32-pin LQFP
	Package code: PLQP0032GB-A (previous code: 32P6U-A)

NOTE:
 1. Specify the D version if D version functions are to be used.

1.2 Product List

Table 1.5 lists Product List for R8C/2E Group, Figure 1.1 shows a Part Number, Memory Size, and Package of R8C/2E Group, Table 1.6 lists Product List for R8C/2F Group, and Figure 1.2 shows a Part Number, Memory Size, and Package of R8C/2F Group.

Table 1.5 Product List for R8C/2E Group

Current of Aug. 2007

Part No.	ROM Capacity	RAM Capacity	Package Type	Remarks
R5F212E2NFP (D)	8 Kbytes	512 bytes	PLQP0032GB-A	N version
R5F212E4NFP (D)	16 Kbytes	1 Kbyte	PLQP0032GB-A	
R5F212E2DFP (D)	8 Kbytes	512 bytes	PLQP0032GB-A	D version
R5F212E4DFP (D)	16 Kbytes	1 Kbyte	PLQP0032GB-A	
R5F212E2NXXXFP (D)	8 Kbytes	512 bytes	PLQP0032GB-A	N version
R5F212E4NXXXFP (D)	16 Kbytes	1 Kbyte	PLQP0032GB-A	Factory programming product ⁽¹⁾
R5F212E2DXXXFP (D)	8 Kbytes	512 bytes	PLQP0032GB-A	D version
R5F212E4DXXXFP (D)	16 Kbytes	1 Kbyte	PLQP0032GB-A	Factory programming product ⁽¹⁾

(D): Under development

NOTE:

1. The user ROM is programmed before shipment.




Figure 1.1 Part Number, Memory Size, and Package of R8C/2E Group

Table 1.6 **Product List for R8C/2F Group**

Current of Aug. 2007

Part No.	ROM Ca	apacity	RAM	Package Type	Remarks
Fait No.	Program ROM	Data flash	Capacity	r ackage Type	Remarks
R5F212F2NFP (D)	8 Kbytes	1 Kbyte x 2	512 bytes	PLQP0032GB-A	N version
R5F212F4NFP (D)	16 Kbytes	1 Kbyte x 2	1 Kbyte	PLQP0032GB-A	
R5F212F2DFP (D)	8 Kbytes	1 Kbyte x 2	512 bytes	PLQP0032GB-A	D version
R5F212F4DFP (D)	16 Kbytes	1 Kbyte x 2	1 Kbyte	PLQP0032GB-A	
R5F212F2NXXXFP (D)	8 Kbytes	1 Kbyte x 2	512 bytes	PLQP0032GB-A	N version
R5F212F4NXXXFP (D)	16 Kbytes	1 Kbyte x 2	1 Kbyte	PLQP0032GB-A	Factory programming
					product ⁽¹⁾
R5F212F2DXXXFP (D)	8 Kbytes	1 Kbyte x 2	512 bytes	PLQP0032GB-A	D version
R5F212F4DXXXFP (D)	16 Kbytes	1 Kbyte x 2	1 Kbyte	PLQP0032GB-A	Factory programming
					product ⁽¹⁾

(D): Under development

NOTE:

1. The user ROM is programmed before shipment.




Figure 1.2 Part Number, Memory Size, and Package of R8C/2F Group

1.3 **Block Diagram**

Figure 1.3 shows a Block Diagram.




Figure 1.3 **Block Diagram**

1.4 Pin Assignment

Figure 1.4 shows Pin Assignments (Top View). Table 1.7 outlines the Pin Name Information by Pin Number.




Figure 1.4 Pin Assignments (Top View)

Pin Name Information by Pin Number Table 1.7

Pin				I/O Pin F	unctions for	of Peripheral I	Modules	
Number	Control Pin	Port	Interrupt	Timer	Serial Interface	A/D Converter	D/A Converter	Comparator
1		P3_5		(TRCIOD)(1)				
2		P3_7		TRAO				
3	RESET							
4	XOUT	P4_7						
5	VSS/AVSS							
6	XIN	P4_6						
7	VCC/AVCC							
8	MODE							
9		P4_5	INT0					
10		P1_7	ĪNT1	TRAIO				
11		P3_6	(INT1) ⁽¹⁾					
12		P3_1		TRBO				
13		P5_4		TRCIOD				ACOUT1
14		P5_3		TRCIOC				ACOUT0
15		P1_6			CLK0			
16		P1_5	(INT1) ⁽¹⁾	(TRAIO) ⁽¹⁾	RXD0			
17		P1_4			TXD0			
18		P1_3	KI3	(TRBO) ⁽¹⁾		AN11		
19		P1_2	KI2	TRCIOB		AN10		
20	VREF	P4_2						
21		P1_1	KI1	TRCIOA/ TRCTRG		AN9		
22		P1_0	KI0			AN8		
23		P3_3	ĪNT3	TRCCLK				
24		P3_4		(TRCIOC) ⁽¹⁾				
25		P0_7				AN0	DA1	
26		P0_6				AN1	DA0	
27		P0_5				AN2		AVREF0
28		P0_4		TREO		AN3		ACMP0
29		P0_3				AN4		AVREF1
30		P0_2				AN5		ACMP1
31		P0_1				AN6		
32		P0_0				AN7		

1. Can be assigned to the pin in parentheses by a program.

1.5 **Pin Functions**

Table 1.8 list Pin Functions.

Table 1.8 **Pin Functions**

Туре	Symbol	I/O Type	Description
Power supply input	VCC, VSS	I	Apply 2.7 V to 5.5 V to the VCC pin. Apply 0 V to the VSS pin.
Analog power	AVCC, AVSS	I	Power supply for the A/D converter.
supply input			Connect a capacitor between AVCC and AVSS.
Reset input	RESET	I	Input "L" on this pin resets the MCU.
MODE	MODE	I	Connect this pin to VCC via a resistor.
XIN clock input	XIN	I	These pins are provided for XIN clock generation circuit I/O.
			Connect a ceramic resonator or a crystal oscillator between
XIN clock output	XOUT	0	the XIN and XOUT pins. ⁽¹⁾ To use an external clock, input it to
			the XIN pin and leave the XOUT pin open.
INT interrupt input	ĪNTO, ĪNT1, ĪNT3	I	INT interrupt input pins
Key input interrupt	KI0 to KI3	I	Key input interrupt input pins
Timer RA	TRAO	0	Timer RA output pin
	TRAIO	I/O	Timer RA I/O pin
Timer RB	TRBO	0	Timer RB output pin
Timer RC	TRCCLK	I	External clock input pin
	TRCTRG	I	External trigger input pin
	TRCIOA, TRCIOB,	I/O	Sharing output-compare output / input-capture input / PWM /
	TRCIOC, TRCIOD		PWM2 output pins
Timer RE	TREO	0	Timer RE output pin
Serial interface	CLK0	I/O	Clock I/O pin
	RXD0	I	Receive data input pin
	TXD0	0	Transmit data output pin
Reference voltage	VREF	I	Reference voltage input pin to A/D converter
input			
A/D converter	AN0 to AN11	I	Analog input pins to A/D converter
D/A converter	DA0 to DA1	0	Output pins from D/A converter
Comparator	AVREF0 to AVREF1	I	Reference voltage input pins to comparator
	ACMP0 to ACMP1	I	Analog voltage input pins to comparator
	ACOUT0 to ACOUT1	0	Comparison result output pins of comparator
I/O port	P0_0 to P0_7,	I/O	CMOS I/O ports. Each port has an I/O select direction
	P1_0 to P1_7,		register, allowing each pin in the port to be directed for input
	P3_1, P3_3 to P3_7,		or output individually.
	P4_5,		Any port set to input can be set to use a pull-up resistor or not
	P5_3, P5_4		by a program.
Input port	D4 2 D4 6 D4 7	I	P1_0 to P1_7 also function as LED drive ports.
Input port	P4_2, P4_6, P4_7		Input-only ports

I: Input

O: Output

I/O: Input and output

NOTE:

1. Refer to the oscillator manufacturer for oscillation characteristics.

2. Central Processing Unit (CPU)

R8C/2E Group, R8C/2F Group

Figure 2.1 shows the CPU Registers. The CPU contains 13 registers. R0, R1, R2, R3, A0, A1, and FB configure a register bank. There are two sets of register bank.




Figure 2.1 CPU Registers

2.1 Data Registers (R0, R1, R2, and R3)

R0 is a 16-bit register for transfer, arithmetic, and logic operations. The same applies to R1 to R3. R0 can be split into high-order bits (R0H) and low-order bits (R0L) to be used separately as 8-bit data registers. R1H and R1L are analogous to R0H and R0L. R2 can be combined with R0 and used as a 32-bit data register (R2R0). R3R1 is analogous to R2R0.

2.2 Address Registers (A0 and A1)

A0 is a 16-bit register for address register indirect addressing and address register relative addressing. It is also used for transfer, arithmetic, and logic operations. A1 is analogous to A0. A1 can be combined with A0 to be used as a 32-bit address register (A1A0).

2.3 Frame Base Register (FB)

FB is a 16-bit register for FB relative addressing.

2.4 Interrupt Table Register (INTB)

INTB is a 20-bit register that indicates the start address of an interrupt vector table.

2.5 Program Counter (PC)

PC is 20 bits wide and indicates the address of the next instruction to be executed.

2.6 User Stack Pointer (USP) and Interrupt Stack Pointer (ISP)

The stack pointers (SP), USP, and ISP, are each 16 bits wide. The U flag of FLG is used to switch between USP and ISP.

2.7 Static Base Register (SB)

SB is a 16-bit register for SB relative addressing.

2.8 Flag Register (FLG)

FLG is an 11-bit register indicating the CPU state.

2.8.1 **Carry Flag (C)**

The C flag retains carry, borrow, or shift-out bits that have been generated by the arithmetic and logic unit.

2.8.2 Debug Flag (D)

The D flag is for debugging only. Set it to 0.

2.8.3 **Zero Flag (Z)**

The Z flag is set to 1 when an arithmetic operation results in 0; otherwise to 0.

2.8.4 Sign Flag (S)

The S flag is set to 1 when an arithmetic operation results in a negative value; otherwise to 0.

2.8.5 Register Bank Select Flag (B)

Register bank 0 is selected when the B flag is 0. Register bank 1 is selected when this flag is set to 1.

2.8.6 Overflow Flag (O)

The O flag is set to 1 when an operation results in an overflow; otherwise to 0.



2.8.7 Interrupt Enable Flag (I)

The I flag enables maskable interrupts.

Interrupt are disabled when the I flag is set to 0, and are enabled when the I flag is set to 1. The I flag is set to 0 when an interrupt request is acknowledged.

2.8.8 Stack Pointer Select Flag (U)

ISP is selected when the U flag is set to 0; USP is selected when the U flag is set to 1.

The U flag is set to 0 when a hardware interrupt request is acknowledged or the INT instruction of software interrupt numbers 0 to 31 is executed.

2.8.9 Processor Interrupt Priority Level (IPL)

IPL is 3 bits wide and assigns processor interrupt priority levels from level 0 to level 7. If a requested interrupt has higher priority than IPL, the interrupt is enabled.

2.8.10 Reserved Bit

If necessary, set to 0. When read, the content is undefined.

3. Memory

3.1 R8C/2E Group

Figure 3.1 is a Memory Map of R8C/2E Group. The R8C/2E group has 1 Mbyte of address space from addresses 00000h to FFFFFh.

The internal ROM is allocated lower addresses, beginning with address 0FFFFh. For example, a 16-Kbyte internal ROM area is allocated addresses 0C000h to 0FFFFh.

The fixed interrupt vector table is allocated addresses 0FFDCh to 0FFFFh. They store the starting address of each interrupt routine.

The internal RAM is allocated higher addresses beginning with address 00400h. For example, a 1-Kbyte internal RAM area is allocated addresses 00400h to 007FFh. The internal RAM is used not only for storing data but also for calling subroutines and as stacks when interrupt requests are acknowledged.

Special function registers (SFRs) are allocated addresses 00000h to 002FFh. The peripheral function control registers are allocated here. All addresses within the SFR, which have nothing allocated are reserved for future use and cannot be accessed by users.




Figure 3.1 Memory Map of R8C/2E Group

3.2 R8C/2F Group

Figure 3.2 is a Memory Map of R8C/2F Group. The R8C/2F group has 1 Mbyte of address space from addresses 00000h to FFFFFh.


The internal ROM (program ROM) is allocated lower addresses, beginning with address 0FFFFh. For example, a 16-Kbyte internal ROM area is allocated addresses 0C000h to 0FFFFh.

The fixed interrupt vector table is allocated addresses 0FFDCh to 0FFFFh. They store the starting address of each interrupt routine.

The internal ROM (data flash) is allocated addresses 02400h to 02BFFh.

The internal RAM area is allocated higher addresses, beginning with address 00400h. For example, a 1-Kbyte internal RAM is allocated addresses 00400h to 007FFh. The internal RAM is used not only for storing data but also for calling subroutines and as stacks when interrupt requests are acknowledged.

Special function registers (SFRs) are allocated addresses 00000h to 002FFh. The peripheral function control registers are allocated here. All addresses within the SFR, which have nothing allocated are reserved for future use and cannot be accessed by users.



Deat Nearth as	Inte	rnal ROM	Inte	rnal RAM
Part Number	Size	Address 0YYYYh	Size	Address 0XXXXh
R5F212F2NFP, R5F212F2DFP,	8 Kbytes	0E000h	512 bytes	005FFh
R5F212F2NXXXFP, R5F212F2DXXXFP	,		·	
R5F212F4NFP, R5F212F4DFP,	16 Kbytes	0C000h	1 Kbyte	007FFh
R5F212F4NXXXFP, R5F212F4DXXXFP	,		,	

Figure 3.2 Memory Map of R8C/2F Group

Special Function Registers (SFRs) 4.

An SFR (special function register) is a control register for a peripheral function. Tables 4.1 to 4.7 list the special function registers.

Table 4.1 SFR Information (1)⁽¹⁾

Address	Register	Symbol	After reset
0000h			
0001h			
0002h			
0003h			
0004h	Processor Mode Register 0	PM0	00h
0005h	Processor Mode Register 1	PM1	00h
0006h	System Clock Control Register 0	CM0	01101000b
0007h	System Clock Control Register 1	CM1	00100000b
0008h			
0009h			
000Ah	Protect Register	PRCR	00h
000Bh			
000Ch	Oscillation Stop Detection Register	OCD	00000100b
000Dh	Watchdog Timer Reset Register	WDTR	XXh
000Eh	Watchdog Timer Start Register	WDTS	XXh
000Fh	Watchdog Timer Control Register	WDC	00X11111b
0010h	Address Match Interrupt Register 0	RMAD0	00h
0011h			00h
0012h			00h
0013h	Address Match Interrupt Enable Register	AIER	00h
0014h	Address Match Interrupt Register 1	RMAD1	00h
0015h	- Addition materials trogisted t	1	00h
0016h			00h
0017h			
0018h			
0019h			
001Ah			
001Bh			
001Ch	Count Source Protection Mode Register	CSPR	00h
001011	Count Source Flotection wode (register	COLIK	10000000b ⁽⁴⁾
004Db			100000000000
001Dh 001Eh			
001En			
0020h			
0021h			
0022h			0.01
0023h	High-Speed On-Chip Oscillator Control Register 0	FRA0	00h
0024h	High-Speed On-Chip Oscillator Control Register 1	FRA1	When shipping
0025h	High-Speed On-Chip Oscillator Control Register 2	FRA2	00h
0026h			
0027h			
0028h			
0029h			
002Ah			
002Bh			1
00001	T		1
0030h		1/044	000040001
0031h	Voltage Detection Register 1 (2)	VCA1	00001000b
0032h	Voltage Detection Register 2 (2)	VCA2	00100000b
0033h			
0034h			
0035h			
0036h	Voltage Monitor 1 Circuit Control Register ⁽³⁾	VW1C	00001000b
0037h	Voltage Monitor 2 Circuit Control Register(3)	VW2C	00h
0038h			
0039h			
003Ah			
003Bh			İ
003Ch			
003Dh			
003Eh			
003Fh			
	I .		

X: Undefined

- 1. The blank regions are reserved. Do not access locations in these regions.
- Software reset, watchdog timer reset, and voltage monitor 1 reset or voltage monitor 2 reset do not affect this register.
- 3. Software reset, watchdog timer reset, and voltage monitor 1 reset or voltage monitor 2 reset do not affect b2 and b3.
- 4. The CSPROINI bit in the OFS register is set to 0.

SFR Information (2)⁽¹⁾ Table 4.2

Address	Register	Symbol	After reset
0040h			
0041h			
0042h			
0043h			
0044h			
0045h			
0046h			
0047h	Timer RC Interrupt Control Register	TRCIC	XXXXX000b
0048h			
0049h			
004Ah	Timer RE Interrupt Control Register	TREIC	XXXXX000b
004Bh	·		
004Ch			
004Dh	Key Input Interrupt Control Register	KUPIC	XXXXX000b
004Eh	A/D Conversion Interrupt Control Register	ADIC	XXXXX000b
004Fh			
0050h			
0051h	UART0 Transmit Interrupt Control Register	SOTIC	XXXXX000b
0052h	UARTO Receive Interrupt Control Register	SORIC	XXXXX000b
0053h		500	
0054h			-
0055h			
0056h	Timer RA Interrupt Control Register	TRAIC	XXXXX000b
0057h	The state of the s	110.10	7.0.0.0.000
0058h	Timer RB Interrupt Control Register	TRBIC	XXXXX000b
0059h	INT1 Interrupt Control Register	INT1IC	XX00X000b
0059h	INT3 Interrupt Control Register	INT3IC	XX00X000b
005An	Comparator 0 Interrupt Control Register	CMOIC	XXXXX000b
005Ch	Comparator 1 Interrupt Control Register	CM1IC	XXXXX000b XXXXXX000b
005Dh	INTO Interrupt Control Register	INTOIC	XX00X000b
005Eh	in 10 interrupt Control Register	INTOIC	AA00A000D
005En			
005FII			
0060h			
0061h			
0063h			
0064h			
0065h			
0066h			
0067h			
0068h			
0069h			
006Ah			
006Bh			
006Ch			
006Dh			
006Eh			
006Fh			
0070h			
0071h			
0072h			
0073h			
0074h			
0075h			
0076h			
0077h			
0078h			
0079h			
007Ah			1
007Bh			
007Ch			
007Dh			+
007Eh			+
001 LII	1		
007Fh			

X: Undefined NOTE:

The blank regions are reserved. Do not access locations in these regions.

SFR Information (3)⁽¹⁾ Table 4.3

Address	Register	Symbol	After reset
0080h	r togistor	Cymbol	7 (100 1000)
0081h			
0082h			
0083h			
0084h			
0085h			
0086h			
0087h			
0088h			
0089h			
008Ah			
008Bh			
008Ch			
008Dh			
008Eh			
008Fh			
0090h			
0090H			
0091h			
0092h 0093h			
0093h 0094h			
0095h 0096h			
0096h 0097h			
0098h			
0099h			
009Ah			
009Bh			
009Ch			
009Dh			
009Eh			
009Fh			
00A0h	UART0 Transmit/Receive Mode Register	U0MR	00h
00A1h	UART0 Bit Rate Register	U0BRG	XXh
	<u> </u>		
00A2h	UART0 Transmit Buffer Register	U0TB	XXh
00A2h 00A3h	UART0 Transmit Buffer Register	U0TB	XXh XXh
00A2h 00A3h 00A4h	UART0 Transmit Buffer Register UART0 Transmit/Receive Control Register 0	U0TB U0C0	XXh XXh 00001000b
00A2h 00A3h 00A4h 00A5h	UART0 Transmit Buffer Register UART0 Transmit/Receive Control Register 0 UART0 Transmit/Receive Control Register 1	U0C0 U0C1	XXh XXh 00001000b 00000010b
00A2h 00A3h 00A4h 00A5h 00A6h	UART0 Transmit Buffer Register UART0 Transmit/Receive Control Register 0	U0TB U0C0	XXh XXh 00001000b 00000010b XXh
00A2h 00A3h 00A4h 00A5h 00A6h 00A7h	UART0 Transmit Buffer Register UART0 Transmit/Receive Control Register 0 UART0 Transmit/Receive Control Register 1	U0C0 U0C1	XXh XXh 00001000b 00000010b
00A2h 00A3h 00A4h 00A5h 00A6h 00A7h 00A8h	UART0 Transmit Buffer Register UART0 Transmit/Receive Control Register 0 UART0 Transmit/Receive Control Register 1	U0C0 U0C1	XXh XXh 00001000b 00000010b XXh
00A2h 00A3h 00A4h 00A5h 00A6h 00A7h 00A8h 00A9h	UART0 Transmit Buffer Register UART0 Transmit/Receive Control Register 0 UART0 Transmit/Receive Control Register 1	U0C0 U0C1	XXh XXh 00001000b 00000010b XXh
00A2h 00A3h 00A4h 00A5h 00A6h 00A7h 00A8h 00A9h	UART0 Transmit Buffer Register UART0 Transmit/Receive Control Register 0 UART0 Transmit/Receive Control Register 1	U0C0 U0C1	XXh XXh 00001000b 00000010b XXh
00A2h 00A3h 00A4h 00A5h 00A6h 00A7h 00A8h 00A9h 00AAh	UART0 Transmit Buffer Register UART0 Transmit/Receive Control Register 0 UART0 Transmit/Receive Control Register 1	U0C0 U0C1	XXh XXh 00001000b 00000010b XXh
00A2h 00A3h 00A4h 00A5h 00A6h 00A7h 00A8h 00A9h 00AAh 00ABh	UART0 Transmit Buffer Register UART0 Transmit/Receive Control Register 0 UART0 Transmit/Receive Control Register 1	U0C0 U0C1	XXh XXh 00001000b 00000010b XXh
00A2h 00A3h 00A4h 00A5h 00A6h 00A7h 00A8h 00A9h 00AAh 00ABh	UART0 Transmit Buffer Register UART0 Transmit/Receive Control Register 0 UART0 Transmit/Receive Control Register 1	U0C0 U0C1	XXh XXh 00001000b 00000010b XXh
00A2h 00A3h 00A4h 00A5h 00A6h 00A7h 00A8h 00A9h 00AAh 00ABh 00ACh 00ADh	UART0 Transmit Buffer Register UART0 Transmit/Receive Control Register 0 UART0 Transmit/Receive Control Register 1	U0C0 U0C1	XXh XXh 00001000b 00000010b XXh
00A2h 00A3h 00A4h 00A5h 00A6h 00A7h 00A8h 00A9h 00AAh 00ABh 00ACh 00ACh	UART0 Transmit Buffer Register UART0 Transmit/Receive Control Register 0 UART0 Transmit/Receive Control Register 1	U0C0 U0C1	XXh XXh 00001000b 00000010b XXh
00A2h 00A3h 00A4h 00A5h 00A6h 00A7h 00A8h 00A9h 00AAh 00ABh 00ACh 00ADh	UART0 Transmit Buffer Register UART0 Transmit/Receive Control Register 0 UART0 Transmit/Receive Control Register 1	U0C0 U0C1	XXh XXh 00001000b 00000010b XXh
00A2h 00A3h 00A4h 00A5h 00A6h 00A7h 00A8h 00A9h 00AAh 00ABh 00ACh 00ACh 00AEh 00AEh	UART0 Transmit Buffer Register UART0 Transmit/Receive Control Register 0 UART0 Transmit/Receive Control Register 1	U0C0 U0C1	XXh XXh 00001000b 00000010b XXh
00A2h 00A3h 00A4h 00A5h 00A5h 00A6h 00A7h 00A8h 00A9h 00AAh 00ABh 00ACh 00ADh 00AEh 00AFh 00B0h	UART0 Transmit Buffer Register UART0 Transmit/Receive Control Register 0 UART0 Transmit/Receive Control Register 1	U0C0 U0C1	XXh XXh 00001000b 00000010b XXh
00A2h 00A3h 00A4h 00A5h 00A6h 00A7h 00A8h 00A9h 00AAh 00ABh 00ACh 00ACh 00AEh 00AEh	UART0 Transmit Buffer Register UART0 Transmit/Receive Control Register 0 UART0 Transmit/Receive Control Register 1	U0C0 U0C1	XXh XXh 00001000b 00000010b XXh
00A2h 00A3h 00A4h 00A5h 00A6h 00A7h 00A8h 00A9h 00AAh 00ABh 00ACh 00ADh 00AEh 00AFh 00B0h	UART0 Transmit Buffer Register UART0 Transmit/Receive Control Register 0 UART0 Transmit/Receive Control Register 1	U0C0 U0C1	XXh XXh 00001000b 00000010b XXh
00A2h 00A3h 00A4h 00A5h 00A6h 00A7h 00A8h 00A9h 00AAh 00ABh 00ACh 00ACh 00ACh 00AFh 00B1h 00B2h 00B3h 00B4h	UART0 Transmit Buffer Register UART0 Transmit/Receive Control Register 0 UART0 Transmit/Receive Control Register 1	U0C0 U0C1	XXh XXh 00001000b 00000010b XXh
00A2h 00A3h 00A4h 00A5h 00A6h 00A7h 00A8h 00A9h 00AAh 00ABh 00ACh 00ACh 00AFh 00AFh 00AFh 00B0h 00B1h 00B2h 00B3h	UART0 Transmit Buffer Register UART0 Transmit/Receive Control Register 0 UART0 Transmit/Receive Control Register 1	U0C0 U0C1	XXh XXh 00001000b 00000010b XXh
00A2h 00A3h 00A4h 00A5h 00A6h 00A7h 00A8h 00A9h 00AAh 00ABh 00ACh 00ACh 00ACh 00B1h 00B1h 00B2h 00B3h 00B4h 00B5h	UART0 Transmit Buffer Register UART0 Transmit/Receive Control Register 0 UART0 Transmit/Receive Control Register 1	U0C0 U0C1	XXh XXh 00001000b 00000010b XXh
00A2h 00A3h 00A4h 00A5h 00A6h 00A7h 00A8h 00A9h 00AAh 00ABh 00ACh 00ADh 00AEh 00B1h 00B2h 00B3h 00B4h 00B5h 00B6h	UART0 Transmit Buffer Register UART0 Transmit/Receive Control Register 0 UART0 Transmit/Receive Control Register 1	U0C0 U0C1	XXh XXh 00001000b 00000010b XXh
00A2h 00A3h 00A4h 00A5h 00A6h 00A7h 00A8h 00A9h 00AAh 00ABh 00ACh 00ACh 00AFh 00B6h 00B3h 00B4h 00B3h 00B4h 00B3h 00B4h 00B3h 00B4h 00B3h	UART0 Transmit Buffer Register UART0 Transmit/Receive Control Register 0 UART0 Transmit/Receive Control Register 1	U0C0 U0C1	XXh XXh 00001000b 00000010b XXh
00A2h 00A3h 00A4h 00A5h 00A6h 00A7h 00A8h 00A9h 00AAh 00ABh 00ACh 00ACh 00ACh 00B1h 00B2h 00B3h 00B4h 00B5h 00B5h 00B6h 00B7h 00B8h 00B9h	UART0 Transmit Buffer Register UART0 Transmit/Receive Control Register 0 UART0 Transmit/Receive Control Register 1	U0C0 U0C1	XXh XXh 00001000b 00000010b XXh
00A2h 00A3h 00A4h 00A5h 00A6h 00A7h 00A8h 00A9h 00AAh 00ABh 00ACh 00ACh 00ACh 00B1h 00B2h 00B3h 00B4h 00B5h 00B6h 00B7h 00B3h 00B8h	UART0 Transmit Buffer Register UART0 Transmit/Receive Control Register 0 UART0 Transmit/Receive Control Register 1	U0C0 U0C1	XXh XXh 00001000b 00000010b XXh
00A2h 00A3h 00A4h 00A5h 00A5h 00A6h 00A7h 00A8h 00A9h 00AAh 00ABh 00ACh 00ACh 00ACh 00AFh 00B1h 00B2h 00B3h 00B4h 00B5h 00B6h 00B7h 00B8h 00B9h 00B9h	UART0 Transmit Buffer Register UART0 Transmit/Receive Control Register 0 UART0 Transmit/Receive Control Register 1	U0C0 U0C1	XXh XXh 00001000b 00000010b XXh
00A2h 00A3h 00A4h 00A5h 00A5h 00A6h 00A7h 00A8h 00A9h 00AAh 00ABh 00ACh 00ACh 00ACh 00B1h 00B2h 00B3h 00B4h 00B5h 00B6h 00B7h 00B8h 00B9h 00BAh 00BBh	UART0 Transmit Buffer Register UART0 Transmit/Receive Control Register 0 UART0 Transmit/Receive Control Register 1	U0C0 U0C1	XXh XXh 00001000b 00000010b XXh
00A2h 00A3h 00A4h 00A5h 00A6h 00A7h 00A8h 00A9h 00AAh 00ABh 00ACh 00ACh 00ACh 00B0h 00B1h 00B3h 00B4h 00B5h 00B6h 00B7h 00B8h 00B9h 00BCh	UART0 Transmit Buffer Register UART0 Transmit/Receive Control Register 0 UART0 Transmit/Receive Control Register 1	U0C0 U0C1	XXh XXh 00001000b 00000010b XXh
00A2h 00A3h 00A4h 00A5h 00A6h 00A7h 00A8h 00A9h 00AAh 00ABh 00ACh 00ACh 00ACh 00AFh 00B1h 00B2h 00B3h 00B5h 00B6h 00B7h 00B8h 00B9h 00BAh 00B9h	UART0 Transmit Buffer Register UART0 Transmit/Receive Control Register 0 UART0 Transmit/Receive Control Register 1	U0C0 U0C1	XXh XXh 00001000b 00000010b XXh

X: Undefined NOTE:
1. The

The blank regions are reserved. Do not access locations in these regions.

SFR Information (4)⁽¹⁾ Table 4.4

Address	Register	Symbol	After reset
00C0h	A/D Register	AD	XXh
00C1h			XXh
00C2h			
00C3h			
00C4h			
00C5h			
00C6h			
00C7h			+
00C8h			
00C9h			
00C9h			
00CAn			
00CCh			
00CDh			
00CEh			
00CFh			
00D0h			
00D1h			
00D2h			
00D3h			
00D4h	A/D Control Register 2	ADCON2	00h
00D5h	Ĭ		
00D6h	A/D Control Register 0	ADCON0	00h
00D7h	A/D Control Register 1	ADCON1	00h
00D7H	D/A Register 0	DA0	00h
00D0h	DIT (Tegister 0	<i>B</i> 7.0	0011
00DAh	D/A Register 1	DA1	00h
00DAII 00DBh	D/A Register 1	DAT	0011
	D/A Control Dominton	DACON	0.01-
00DCh	D/A Control Register	DACON	00h
00DDh			
00DEh			
00DFh			
00E0h	Port P0 Register	P0	00h
00E1h	Port P1 Register	P1	00h
00E2h	Port P0 Direction Register	PD0	00h
00E3h	Port P1 Direction Register	PD1	00h
00E4h			
00E5h	Port P3 Register	P3	00h
00E6h			
00E7h	Port P3 Direction Register	PD3	00h
00E8h	Port P4 Register	P4	00h
00E9h	Port P5 Register	P5	00h
00EAh	Port P4 Direction Register	PD4	00h
00EAn	Port P5 Direction Register	PD5	
	Port P5 Direction Register	PD5	00h
00ECh			
00EDh			
00EEh			
00EFh			
00F0h			
00F1h			
00F2h			
00F3h			
00F4h			
00F5h		1	
00F6h	Pin Select Register 2	PINSR2	00h
00F7h	Pin Select Register 3	PINSR3	00h
00F8h	Port Mode Register	PMR	00h
00F9h	External Input Enable Register	INTEN	00h
00FAh	INT Input Filter Select Register	INTF	00h
00FBh	Key Input Filter Select Register	KIEN	00h
00505	Rey Imput Eliable Register 0		
00FCh	Pull-Up Control Register 0	PUR0	00h
00FDh	Pull-Up Control Register 1	PUR1	00h
00FEh	Port P1 Drive Capacity Control Register	P1DRR	00h
00FFh			

X: Undefined
NOTE:

1. The blank regions are reserved. Do not access locations in these regions.

Table 4.5 SFR Information (5)⁽¹⁾

Address	Register	Symbol	After reset
0100h	Timer RA Control Register	TRACR	00h
0101h	Timer RA I/O Control Register	TRAIOC	00h
0102h	Timer RA Mode Register	TRAMR	00h
0103h	Timer RA Prescaler Register	TRAPRE	FFh
0104h	Timer RA Register	TRA	FFh
0105h			
0106h	LIN Control Register	LINCR	00h
0107h	LIN Status Register	LINST	00h
0108h	Timer RB Control Register	TRBCR	00h
0109h	Timer RB One-Shot Control Register	TRBOCR	00h
010Ah	Timer RB I/O Control Register	TRBIOC	00h
010Bh	Timer RB Mode Register	TRBMR	00h
010Ch	Timer RB Prescaler Register	TRBPRE	FFh
010Dh	Timer RB Secondary Register	TRBSC	FFh
010Eh	Timer RB Primary Register	TRBPR	FFh
010En	Timer ND Filmary Negister	INDEN	1111
0110h			
0111h			
0112h			
0113h			
0114h			
0115h			
0116h			
0117h			
0118h	Timer RE Counter Data Register	TRESEC	00h
0119h	Timer RE Compare Data Register	TREMIN	00h
011Ah			
011Bh			
011Ch	Timer RE Control Register 1	TRECR1	00h
011Dh	Timer RE Control Register 2	TRECR2	00h
011Eh	Timer RE Clock Source Select Register		
	Timer RE Clock Source Select Register	TRECSR	00001000b
011Fh	T. DOM I D. I	75045	0.400.40001
0120h	Timer RC Mode Register	TRCMR	01001000b
0121h	Timer RC Control Register 1	TRCCR1	00h
0122h	Timer RC Interrupt Enable Register	TRCIER	01110000b
0123h	Timer RC Status Register	TRCSR	01110000b
0124h	Timer RC I/O Control Register 0	TRCIOR0	10001000b
0125h	Timer RC I/O Control Register 1	TRCIOR1	10001000b
0126h	Timer RC Counter	TRC	00h
0127h			00h
0128h	Timer RC General Register A	TRCGRA	FFh
0129h	- ······· · · · · · · · · · · · · · · ·		FFh
012Ah	Timer RC General Register B	TRCGRB	FFh
012Bh	Timor No Conoral Noglotor B	TROORS	FFh
012Bit	Timor PC Conoral Pogiator C	TRCGRC	FFh
012Ch	Timer RC General Register C	IRCGRC	FFh
	Timer RC General Register D	TDCCDD	
012Eh	Timer No General Register D	TRCGRD	FFh
012Fh	Times DO Control Devistor O	TD00D0	FFh
0130h	Timer RC Control Register 2	TRCCR2	00011111b
0131h	Timer RC Digital Filter Function Select Register	TRCDF	00h
0132h	Timer RC Output Master Enable Register	TRCOER	01111111b
0133h			
0134h			
0135h			
0136h			
0137h			
0138h			
0139h			
013Ah			
013An			
013Ch			
013Dh			
013Eh			
013Fh			

X: Undefined
NOTE:

1. The blank regions are reserved. Do not access locations in these regions.

SFR Information (6)⁽¹⁾ Table 4.6

Address	Register	Symbol	After reset
0140h	r togisto:	67.1.20.	7.110. 10001
0141h			
0142h			
0143h			
0144h			
0145h			
0146h			
0147h			
0148h			
0149h			
014Ah			
014Bh			
014Ch			
014Dh			
014Eh			
014Fh			
0150h			
0151h			
0151h			
0152h			
0153h 0154h			
0154N			
0155h			
0156h			
0157h			
0158h			
0159h			
015Ah			
015Bh			
015Ch			
015Dh			
015Eh			
015Fh			
0160h			
0161h			
0162h			
0163h			
0164h			
0165h			
0166h			
0167h			
0168h			
0169h			
016Ah			
016Bh			
016Ch			
016Dh			
016Eh			
016Fh			
0170h			
0171h			
0172h			
0173h			
0174h	Comparator 0 Control Register	ACCR0	00001000b
0175h	Comparator 1 Control Register	ACCR1	00001000b
0176h 0177h	•		
0177h	Comparator Mode Register	ACMR	00h
0178h			
0178h 0179h			
017Ah			
0177th			
017Ch			
017Ch 017Dh			
017Eh			
017Eh 017Fh			
		1	I

X: Undefined NOTE:

The blank regions are reserved. Do not access locations in these regions.

SFR Information (7)⁽¹⁾ Table 4.7

Address	Register	Symbol	After reset
0180h			
0181h			
0182h			
0183h			
0184h			
0185h			
0186h 0187h			
0188h			
0189h			
018Ah			
018Bh			
018Ch			
018Dh			
018Eh			
018Fh			
0190h			
0191h			
0192h			
0193h			
0194h			
0195h			
0196h 0197h			
0197h 0198h			
0199h			
019Ah			
019Bh			
019Ch			
019Dh			
019Eh			
019Fh			
01A0h			
01A1h			
01A2h			
01A3h			
01A4h 01A5h			
01A6h			
01A7h			
01A8h			
01A9h			
01AAh			
01ABh			
01ACh			
01ADh		·	
01AEh			
01AFh			
01B0h			
01B1h 01B2h			
01B2h	Flash Memory Control Register 4	FMR4	01000000b
01B3II	i lasti momory control register 4	I IVIIXT	0.0000000
01B5h	Flash Memory Control Register1	FMR1	1000000Xb
01B6h		****	
01B7h	Flash Memory Control Register 0	FMR0	00000001b
01B8h	,		
01B9h			
01BAh			
01BBh			
01BCh			
01BDh			
01BEh			
01BFh			

X: Undefined NOTES:

FFFFh Option Function Select Register

2. The OFS register cannot be changed by a program. Use a flash programmer to write to it.

OFS

(Note 2)

 $^{1. \}quad \text{The blank regions are reserved. Do not access locations in these regions.} \\$

Electrical Characteristics 5.


Table 5.1 **Absolute Maximum Ratings**

Symbol	Parameter	Condition	Rated Value	Unit
Vcc/AVcc	Supply voltage		-0.3 to 6.5	V
Vı	Input voltage		-0.3 to Vcc + 0.3	V
Vo	Output voltage		-0.3 to Vcc + 0.3	V
Pd	Power dissipation	Topr = 25°C	500	mW
Topr	Operating ambient temperature		-20 to 85 (N version) / -40 to 85 (D version)	°C
Tstg	Storage temperature		-65 to 150	°C

Recommended Operating Conditions Table 5.2

Symbol	Parameter	Conditions		Standard		Unit	
Symbol	r	rarameter	Conditions	Min.	Тур.	Max.	Unit
Vcc/AVcc	Supply voltage			2.7	-	5.5	V
Vss/AVss	Supply voltage			_	0	_	V
VIH	Input "H" voltage			0.8 Vcc	-	Vcc	V
VIL	Input "L" voltage			0	-	0.2 Vcc	V
IOH(sum)	Peak sum output "H" current	Sum of all pins IOH(peak)		-	=	-160	mA
IOH(sum)	Average sum output "H" current	Sum of all pins IOH(avg)		-	=	80	mA
IOH(peak)	Peak output "H"	Except P1_0 to P1_7		-	_	-10	mA
	current	P1_0 to P1_7		- 1	-	-20	mA
IOH(avg)	Average output	Except P1_0 to P1_7		-	_	-5	mA
	"H" current	P1_0 to P1_7		- 1	-	-10	mA
IOL(sum)	Peak sum output "L" currents	Sum of all pins IOL(peak)		-	=	160	mA
IOL(sum)	Average sum output "L" currents	Sum of all pins IOL(avg)		-	=	80	mA
IOL(peak)	Peak output "L"	Except P1_0 to P1_7		-	=	10	mA
	currents	P1_0 to P1_7		-	-	20	mA
IOL(avg)	Average output	Except P1_0 to P1_7		_	_	5	mA
	"L" current	P1_0 to P1_7		_	-	10	mA
f(XIN)	XIN clock input osc	illation frequency	3.0 V ≤ Vcc ≤ 5.5 V	0	-	20	MHz
			2.7 V ≤ Vcc < 3.0 V	0	-	10	MHz
=	System clock	OCD2 = 0	3.0 V ≤ Vcc ≤ 5.5 V	0	-	20	MHz
		XIN clock selected	2.7 V ≤ Vcc < 3.0 V	0	-	10	MHz
		OCD2 = 1 On-chip oscillator clock selected	FRA01 = 0 Low-speed on-chip oscillator clock selected	_	125	_	kHz
			FRA01 = 1 High-speed on-chip oscillator clock selected 3.0 V ≤ Vcc ≤ 5.5 V	=	_	20	MHz
			FRA01 = 1 High-speed on-chip oscillator clock selected 2.7 V ≤ Vcc ≤ 5.5 V	_	_	10	MHz

- Vcc = 2.7 to 5.5 V at Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.
 The typical values when average output current is 100 ms.



Ports P0, P1, and P3 to P5 Timing Measurement Circuit Figure 5.1

Table 5.3 A/D Converter Characteristics

Symbol	Parameter	Conditions	Standard			Unit	
Symbol	'	raiametei	Conditions	Min.	Тур.	Max.	Offic
_	Resolution		Vref = AVCC	=	-	10	Bits
_	Absolute	10-bit mode	φAD = 10 MHz, Vref = AVCC = 5.0 V	=	-	±3	LSB
	accuracy	8-bit mode	φAD = 10 MHz, Vref = AVCC = 5.0 V	=	-	±2	LSB
		10-bit mode	φAD = 10 MHz, Vref = AVCC = 3.3 V	=	-	±5	LSB
		8-bit mode	φAD = 10 MHz, Vref = AVCC = 3.3 V	-	-	±2	LSB
Rladder	Resistor ladder		Vref = AVCC	10	-	40	kΩ
tconv	Conversion time	10-bit mode	φAD = 10 MHz, Vref = AVCC = 5.0 V	3.3	-	_	μS
		8-bit mode	φAD = 10 MHz, Vref = AVCC = 5.0 V	2.8	-	_	μS
Vref	Reference voltag	e		2.7	-	AVcc	V
VIA	Analog input volta	age ⁽²⁾		0	-	AVcc	V
-	A/D operating	Without sample and hold	Vref = AVCC = 2.7 to 5.5 V	0.25	-	10	MHz
	clock frequency	With sample and hold	Vref = AVCC = 2.7 to 5.5 V	1	-	10	MHz

- 1. AVcc = 2.7 to 5.5 V at Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.
- 2. When the analog input voltage is over the reference voltage, the A/D conversion result will be 3FFh in 10-bit mode and FFh in 8-bit mode.

D/A Converter Characteristics Table 5.4

Symbol	Parameter	Conditions		Unit		
		Conditions	Min.	Тур.	Max.	Offic
_	Resolution		-	-	8	Bit
-	Absolute accuracy		-	-	1.0	%
tsu	Setup time		-	-	3	μS
Ro	Output resistor		4	10	20	kΩ
lVref	Reference power input current	(NOTE 2)	-	-	1.5	mA

- 1. AVcc = 2.7 to 5.5 V at Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.
- 2. This applies when one D/A converter is used and the value of the DAi register (i = 0 or 1) for the unused D/A converter is 00h. The resistor ladder of the A/D converter is not included. Also, even if the VCUT bit in the ADCON1 register is set to 0 (VREF not connected), Ivref flows into the D/A converters.

Table 5.5 Comparator Characteristics(1)

Symbol	Parameter	Conditions -		Unit		
			Min.	Тур.	Max.	Offic
Vcref	Comparator reference voltage		0	=	Vcc-1.2	V
Vcin	Comparator input voltage		-0.3	=	Vcc+0.3	V
Vofs	Input offset voltage		=	=	±100	mV
Tcrsp	Response time		=	=	200	ns

1. Vcc = 2.7 to 5.5 V at Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.

Table 5.6 Flash Memory (Program ROM) Electrical Characteristics

Cumbal	Parameter	Conditions		Unit		
Symbol		Conditions	Min.	Тур.	Max.	Unit
_	Program/erase endurance ⁽²⁾	R8C/2E Group	100(3)	=	-	times
		R8C/2F Group	1,000 ⁽³⁾	=	=	times
-	Byte program time		-	50	400	μS
_	Block erase time		-	0.4	9	S
td(SR-SUS)	Time delay from suspend request until suspend		_	_	97+CPU clock × 6 cycles	μS
_	Interval from erase start/restart until following suspend request		650	_	_	μS
_	Interval from program start/restart until following suspend request		0	_	_	ns
_	Time from suspend until program/erase restart		=	=	3+CPU clock × 4 cycles	μS
=	Program, erase voltage		2.7	-	5.5	V
-	Read voltage		2.7	-	5.5	V
=	Program, erase temperature		0	-	60	°C
=	Data hold time ⁽⁷⁾	Ambient temperature = 55°C	20	-	_	year

- 1. Vcc = 2.7 to 5.5 V at Topr = 0 to 60°C, unless otherwise specified.
- 2. Definition of programming/erasure endurance
 - The programming and erasure endurance is defined on a per-block basis.
 - If the programming and erasure endurance is n (n = 100 or 10,000), each block can be erased n times. For example, if 1,024 1-byte writes are performed to block A, a 1 Kbyte block, and then the block is erased, the programming/erasure endurance still stands at one.
 - However, the same address must not be programmed more than once per erase operation (overwriting prohibited).
- 3. Endurance to guarantee all electrical characteristics after program and erase. (1 to Min. value can be guaranteed).
- 4. In a system that executes multiple programming operations, the actual erasure count can be reduced by writing to sequential addresses in turn so that as much of the block as possible is used up before performing an erase operation. For example, when programming groups of 16 bytes, the effective number of rewrites can be minimized by programming up to 128 groups before erasing them all in one operation. It is also advisable to retain data on the erase count of each block and limit the number of erase operations to a certain number.
- 5. If an error occurs during block erase, attempt to execute the clear status register command, then execute the block erase command at least three times until the erase error does not occur.
- 6. Customers desiring program/erase failure rate information should contact their Renesas technical support representative.
- 7. The data hold time includes time that the power supply is off or the clock is not supplied.

Table 5.7 Flash Memory (Data flash Block A, Block B) Electrical Characteristics(4)

Symbol	Parameter	Conditions		Unit		
Symbol	Parameter	Conditions	Min.	Min. Typ. Max.		Unit
_	Program/erase endurance ⁽²⁾		10,000(3)	-	-	times
_	Byte program time (program/erase endurance ≤ 1,000 times)		_	50	400	μS
_	Byte program time (program/erase endurance > 1,000 times)		_	65	_	μS
_	Block erase time (program/erase endurance ≤ 1,000 times)		_	0.2	9	S
_	Block erase time (program/erase endurance > 1,000 times)		_	0.3	-	S
td(SR-SUS)	Time delay from suspend request until suspend		=	-	97+CPU clock × 6 cycles	μS
_	Interval from erase start/restart until following suspend request		650	-	_	μS
_	Interval from program start/restart until following suspend request		0	-	-	ns
_	Time from suspend until program/erase restart		_	-	3+CPU clock × 4 cycles	μS
-	Program, erase voltage		2.7	_	5.5	V
_	Read voltage		2.7	_	5.5	V
=	Program, erase temperature		-20 ⁽⁸⁾	-	85	°C
_	Data hold time ⁽⁹⁾	Ambient temperature = 55 °C	20	_	-	year

- 1. Vcc = 2.7 to 5.5 V at Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.
- 2. Definition of programming/erasure endurance
 - The programming and erasure endurance is defined on a per-block basis.

If the programming and erasure endurance is n (n = 100 or 10,000), each block can be erased n times. For example, if 1,024 1-byte writes are performed to block A, a 1 Kbyte block, and then the block is erased, the programming/erasure endurance

However, the same address must not be programmed more than once per erase operation (overwriting prohibited).

- 3. Endurance to guarantee all electrical characteristics after program and erase. (1 to Min. value can be guaranteed).
- 4. Standard of block A and block B when program and erase endurance exceeds 1,000 times. Byte program time to 1,000 times is the same as that in program ROM.
- 5. In a system that executes multiple programming operations, the actual erasure count can be reduced by writing to sequential addresses in turn so that as much of the block as possible is used up before performing an erase operation. For example, when programming groups of 16 bytes, the effective number of rewrites can be minimized by programming up to 128 groups before erasing them all in one operation. It is also advisable to retain data on the erase count of each block and limit the number of erase operations to a certain number.
- 6. If an error occurs during block erase, attempt to execute the clear status register command, then execute the block erase command at least three times until the erase error does not occur.
- 7. Customers desiring program/erase failure rate information should contact their Renesas technical support representative.
- 8. -40°C for D version.
- 9. The data hold time includes time that the power supply is off or the clock is not supplied.




Figure 5.2 Time delay until Suspend

Table 5.8 **Voltage Detection 1 Circuit Electrical Characteristics**

Symbol	Parameter	Condition		Unit		
Syllibol	Falantetei	Condition	Min.	Тур.	Max.	Offic
Vdet1	Voltage detection level ⁽⁴⁾		2.7	2.85	3.00	V
-	Voltage monitor 1 interrupt request generation time(2)		_	40	_	μS
=	Voltage detection circuit self power consumption	VCA26 = 1, Vcc = 5.0 V	-	0.6	-	μΑ
td(E-A)	Waiting time until voltage detection circuit operation starts ⁽³⁾		=	=	100	μ\$
Vccmin	MCU operating voltage minimum value		2.7	_	_	V

- 1. The measurement condition is Vcc = 2.7 V to 5.5 V and $T_{opr} = -20$ to $85^{\circ}C$ (N version) / -40 to $85^{\circ}C$ (D version).
- 2. Time until the voltage monitor 1 interrupt request is generated after the voltage passes Vdet1.
- 3. Necessary time until the voltage detection circuit operates when setting to 1 again after setting the VCA26 bit in the VCA2
- 4. This parameter shows the voltage detection level when the power supply drops. The voltage detection level when the power supply rises is higher than the voltage detection level when the power supply drops by approximately 0.1 V.

Table 5.9 **Voltage Detection 2 Circuit Electrical Characteristics**

Symbol	Parameter	Condition		Unit		
Symbol	Farameter	Condition	Min.	Тур.	Max.	Offic
Vdet2	Voltage detection level		3.3	3.6	3.9	V
-	Voltage monitor 2 interrupt request generation time ⁽²⁾		_	40	-	μS
-	Voltage detection circuit self power consumption	VCA27 = 1, Vcc = 5.0 V	-	0.6	-	μΑ
td(E-A)	Waiting time until voltage detection circuit operation starts ⁽³⁾		I	=	100	μ\$

- 1. The measurement condition is Vcc = 2.7 V to 5.5 V and Topr = -20 to 85°C (N version) / -40 to 85°C (D version).
- 2. Time until the voltage monitor 2 interrupt request is generated after the voltage passes Vdet2.
- 3. Necessary time until the voltage detection circuit operates after setting to 1 again after setting the VCA27 bit in the VCA2 register to 0.

Table 5.10 Power-on Reset Circuit, Voltage Monitor 0 Reset Electrical Characteristics

Svmbol	Parameter	Condition		Standard		Unit
Symbol	Falamete	Condition	Min.	Тур.	Max.	Offic
Vpor1	Power-on reset valid voltage ⁽³⁾		-	-	0.1	V
Vpor2	Power-on reset valid voltage		0	-	2.6	V
trth	External power Vcc rise gradient(2)		20	=	=	mV/msec

- 1. The measurement condition is Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.
- 2. This condition (external power Vcc rise gradient) does not apply if $Vcc \ge 1.0 \text{ V}$.
- 3. tw(por1) indicates the duration the external power Vcc must be held below the effective voltage (Vpor1) to enable a power on reset. When turning on the power for the first time, maintain tw(por1) for 30 s or more if $-20^{\circ}C \le T_{opr} \le 85^{\circ}C$, maintain tw(por1) for 3,000 s or more if $-40^{\circ}C \le T_{opr} < -20^{\circ}C$.




Figure 5.3 Reset Circuit Electrical Characteristics

Table 5.11 High-speed On-Chip Oscillator Circuit Electrical Characteristics

Caab al	Donomotor	Compeliation		Standard		I limit
Symbol	Parameter	Condition	Min.	Тур.	Max.	Unit
fOCO40M	High-speed on-chip oscillator frequency temperature - supply voltage dependence	Vcc = 4.75 V to 5.25 V $0^{\circ}C \leq Topr \leq 60^{\circ}C^{(2)}$	39.2	40	40.8	MHz
		Vcc = 3.0 V to 5.5 V $-20^{\circ}\text{C} \le \text{Topr} \le 85^{\circ}\text{C}^{(2)}$	38.8	40	41.2	MHz
		Vcc = 3.0 V to 5.5 V -40°C \leq Topr \leq 85°C ⁽²⁾	38.4	40	41.6	MHz
		Vcc = 2.7 V to 5.5 V $-20^{\circ}C \le Topr \le 85^{\circ}C^{(2)}$	38	40	42	MHz
		Vcc = 2.7 V to 5.5 V -40°C \le Topr \le 85°C(2)	37.6	40	42.4	MHz
		$Vcc = 5.0 \text{ V} \pm 10\%$ $-20^{\circ}\text{C} \leq \text{Topr} \leq 85^{\circ}\text{C}^{(2)}$	38.8	40	40.8	MHz
		$Vcc = 5.0 \text{ V} \pm 10\%$ -40°C \le Topr \le 85°C ⁽²⁾	38.4	40	40.8	MHz
_	Value in FRA1 register after reset		08h	-	F7h	_
-	Oscillation frequency adjustment unit of high- speed on-chip oscillator	Adjust FRA1 register (value after reset) to -1	-	+0.3	_	MHz
_	Oscillation stability time		_	10	100	μS
_	Self power consumption at oscillation	Vcc = 5.0 V, Topr = 25°C	_	400	-	μΑ

- 1. Vcc = 2.7 to 5.5 V, Topr = -20 to $85^{\circ}C$ (N version) / -40 to $85^{\circ}C$ (D version), unless otherwise specified.
- 2. These standard values show when the FRA1 register value after reset is assumed.

Table 5.12 Low-speed On-Chip Oscillator Circuit Electrical Characteristics

Symbol	Parameter	Condition		Standard		Unit
Symbol	Faianielei	Condition	Min.	Тур.	Max.	Offic
fOCO-S	Low-speed on-chip oscillator frequency		30	125	250	kHz
=	Oscillation stability time		=	10	100	μS
=	Self power consumption at oscillation	Vcc = 5.0 V, Topr = 25°C	-	15	-	μА

NOTE:

1. Vcc = 2.7 to 5.5 V, Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.

Power Supply Circuit Timing Characteristics Table 5.13

Svmbol	Parameter	Condition	•,	Standard	t	Unit
Symbol	i didifictei	Condition	Min.	Тур.	Max.	Offic
td(P-R)	Time for internal power supply stabilization during power-on ⁽²⁾		1	_	2000	μS
td(R-S)	STOP exit time ⁽³⁾		=	-	150	μS

- 1. The measurement condition is Vcc = 2.7 to 5.5 V and Topr = 25°C.
- 2. Waiting time until the internal power supply generation circuit stabilizes during power-on.
- 3. Time until system clock supply starts after the interrupt is acknowledged to exit stop mode.

Electrical Characteristics (1) [Vcc = 5 V] **Table 5.14**

Symbol	Do	rameter	Condition		St	tandard		Unit
Symbol	Fa	rameter	Condition	ווכ	Min.	Тур.	Max.	Offic
Vон	Output "H" voltage	Except P1_0 to P1_7,	Iон = −5 mA		Vcc - 2.0	=	Vcc	V
		XOUT	Ioн = -200 μA		Vcc - 0.5	=	Vcc	V
		P1_0 to P1_7	Drive capacity HIGH	lон = −10 mA	Vcc - 2.0	=	Vcc	V
			Drive capacity LOW	Iон = −5 mA	Vcc - 2.0	=	Vcc	V
		XOUT	Drive capacity HIGH	Iон = −1 mA	Vcc - 2.0	=	Vcc	V
			Drive capacity LOW	Ioн = -500 μA	Vcc - 2.0	=	Vcc	V
Vol	Output "L" voltage	Except P1_0 to P1_7,	IoL = 5 mA		=	=	2.0	V
		XOUT	IoL = 200 μA		=	=	0.45	V
		P1_0 to P1_7	Drive capacity HIGH	IoL = 10 mA	=	=	2.0	V
			Drive capacity LOW	IoL = 5 mA	=	=	2.0	V
		XOUT	Drive capacity HIGH	IoL = 1 mA	=	=	2.0	V
			Drive capacity LOW	IOL = 500 μA	П	_	2.0	V
VT+-VT-	Hysteresis	INTO, INT1, INT3, KIO, KI1, KI2, KI3, TRAIO, RXD0, CLK0			0.1	0.5	-	V
		RESET			0.1	1.0	=	V
lін	Input "H" current	1	VI = 5 V, Vcc = 5 V		1	1	5.0	μА
lı∟	Input "L" current		VI = 0 V, Vcc = 5 V		1	1	-5.0	μА
RPULLUP	Pull-up resistance		VI = 0 V, Vcc = 5 V		30	50	167	kΩ
RfXIN	Feedback resistance	XIN			=	1.0	_	ΜΩ
VRAM	RAM hold voltage		During stop mode		1.8	=	_	V

^{1.} Vcc = 4.2 to 5.5 V at $T_{opr} = -20$ to $85^{\circ}C$ (N version) / -40 to $85^{\circ}C$ (D version), f(XIN) = 20 MHz, unless otherwise specified.

Table 5.15 Electrical Characteristics (2) [Vcc = 5 V] (Topr = -20 to 85° C (N version) / -40 to 85° C (D version), unless otherwise specified.)


Symbol	Parameter		Condition		Standard	t	Unit
Symbol	i aiailietei		Condition	Min.	Тур.	Max.	Offic
Icc	Power supply current (Vcc = 3.3 to 5.5 V) Single-chip mode,	High-speed clock mode	XIN = 20 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division	-	10	17	mA
	output pins are open, other pins are Vss		XIN = 16 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division	_	9	15	mA
			XIN = 10 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division	_	6	_	mA
			XIN = 20 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8	-	5	_	mA
			XIN = 16 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8	-	4	=	mA
			XIN = 10 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8	-	2.5	=	mA
		High-speed on-chip oscillator mode	XIN clock off High-speed on-chip oscillator on fOCO = 20 MHz Low-speed on-chip oscillator on = 125 kHz No division	_	10	15	mA
			XIN clock off High-speed on-chip oscillator on fOCO = 20 MHz Low-speed on-chip oscillator on = 125 kHz Divide-by-8	_	4	_	mA
			XIN clock off High-speed on-chip oscillator on fOCO = 10 MHz Low-speed on-chip oscillator on = 125 kHz No division	-	5.5	10	mA
			XIN clock off High-speed on-chip oscillator on fOCO = 10 MHz Low-speed on-chip oscillator on = 125 kHz Divide-by-8	-	2.5	=	mA
		Low-speed on-chip oscillator mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8, FMR47 = 1	_	130	300	μА
		Wait mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock operation VCA27 = VCA26 = 0 VCA20 = 1	_	25	75	μА
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock off VCA27 = VCA26 = 0 VCA20 = 1	-	23	60	μА
		Stop mode	XIN clock off, Topr = 25°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = 0	_	0.8	3.0	μА
			XIN clock off, Topr = 85°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = 0	-	1.2	-	μА

Timing Requirements

(Unless Otherwise Specified: Vcc = 5 V, Vss = 0 V at Topr = 25°C) [Vcc = 5 V]

Table 5.16 XIN Input


Symbol	Parameter	Stan	dard	Unit
Symbol	Falameter	Min.	Max.	Offic
tc(XIN)	XIN input cycle time	50	-	ns
twh(xin)	XIN input "H" width	25	-	ns
twl(XIN)	XIN input "L" width	25	_	ns



XIN Input Timing Diagram when Vcc = 5 V Figure 5.4

Table 5.17 TRAIO Input

Symbol	Parameter	Stan	dard	Unit
Symbol	raidilletei	Min.	Max.	Offic
tc(TRAIO)	TRAIO input cycle time	100	-	ns
twh(traio)	TRAIO input "H" width	40	=	ns
tWL(TRAIO)	TRAIO input "L" width	40	-	ns



TRAIO Input Timing Diagram when Vcc = 5 V Figure 5.5

Table 5. to Senai interrace	Table	5.18	Serial	Interface
-----------------------------	--------------	------	--------	-----------

Symbol	Parameter	Stan	Unit	
Symbol	raidilletei	Min.	Max.	Offic
tc(CK)	CLK0 input cycle time	200	-	ns
tW(CKH)	CLK0 input "H" width	100	-	ns
tW(CKL)	CLK0 input "L" width	100	-	ns
td(C-Q)	TXD0 output delay time	-	50	ns
th(C-Q)	TXD0 hold time	0	-	ns
tsu(D-C)	RXD0 input setup time	50	-	ns
th(C-D)	RXD0 input hold time	90	-	ns




Figure 5.6 Serial Interface Timing Diagram when Vcc = 5 V

Table 5.19 External Interrupt INTi (i = 0, 1, 3) Input

Symbol	Parameter	Stan	dard	Unit
Symbol	Falanielei	Min.	Max.	Offic
tW(INH)	ĪNTi input "H" width	250 ⁽¹⁾	-	ns
tW(INL)	INTi input "L" width	250(2)	-	ns

- 1. When selecting the digital filter by the INTi input filter select bit, use an INTi input HIGH width of either (1/digital filter clock frequency × 3) or the minimum value of standard, whichever is greater.
- 2. When selecting the digital filter by the INTi input filter select bit, use an INTi input LOW width of either (1/digital filter clock frequency × 3) or the minimum value of standard, whichever is greater.




Figure 5.7 External Interrupt INTi Input Timing Diagram when Vcc = 5 V

Electrical Characteristics (3) [Vcc = 3 V] **Table 5.20**

Cumbal	Dor	amatar	Cond	dition	S	tandard		Unit
Symbol	Para	ameter	Cond	aition	Min.	Тур.	Max.	Unit
Voн	Output "H" voltage	Except P1_0 to P1_7, XOUT	lон = −1 mA		Vcc - 0.5	_	Vcc	V
		P1_0 to P1_7	Drive capacity HIGH	Iон = −2 mA	Vcc - 0.5	_	Vcc	V
			Drive capacity LOW	Iон = −1 mA	Vcc - 0.5	_	Vcc	V
		XOUT	Drive capacity HIGH	Iон = −0.1 mA	Vcc - 0.5	_	Vcc	V
			Drive capacity LOW	IOH = -50 μA	Vcc - 0.5	_	Vcc	V
Vol	Output "L" voltage	Except P1_0 to P1_7, XOUT	IoL = 1 mA		_	_	0.5	V
		P1_0 to P1_7	Drive capacity HIGH	IoL = 2 mA	_	_	0.5	V
			Drive capacity LOW	IOL = 1 mA	=	_	0.5	V
		XOUT	Drive capacity HIGH	IOL = 0.1 mA	-	=	0.5	V
			Drive capacity LOW	IOL = 50 μA	=	_	0.5	V
VT+-VT-	Hysteresis	INT0, INT1, INT3, KI0, KI1, KI2, KI3, TRAIO, RXD0, CLK0			0.1	0.3	_	V
		RESET			0.1	0.4	_	V
Iн	Input "H" current		VI = 3 V, Vcc = 3	3 V	-	-	4.0	μА
lı∟	Input "L" current		VI = 0 V, $Vcc = 3$	3 V	=	-	-4.0	μΑ
RPULLUP	Pull-up resistance		VI = 0 V, VCC = 3	3 V	66	160	500	kΩ
RfXIN	Feedback resistance	XIN			-	3.0	-	MΩ
VRAM	RAM hold voltage		During stop mod	е	1.8	-	-	V

^{1.} Vcc = 2.7 to 3.3 V at $T_{OPT} = -20$ to $85^{\circ}C$ (N version) / -40 to $85^{\circ}C$ (D version), f(XIN) = 10 MHz, unless otherwise specified.

Electrical Characteristics (4) [Vcc = 3 V] **Table 5.21** (Topr = -20 to 85° C (N version) / -40 to 85° C (D version), unless otherwise specified.)

Symbol	cymbol Parameter Condition		Condition	;	Standard	b	Unit
Symbol	Faiametei		Condition	Min.	Тур.	Max.	Offic
Icc	Power supply current (Vcc = 2.7 to 3.3 V) Single-chip mode, output pins are open,	High-speed clock mode	XIN = 10 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division	ı	6	-	mA
	other pins are Vss		XIN = 10 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8	_	2	_	mA
		High-speed on-chip oscillator mode	XIN clock off High-speed on-chip oscillator on fOCO = 10 MHz Low-speed on-chip oscillator on = 125 kHz No division	_	5	9	mA
		mode	XIN clock off High-speed on-chip oscillator on fOCO = 10 MHz Low-speed on-chip oscillator on = 125 kHz Divide-by-8	_	2	_	mA
	on-chip oscillator mode Wait mode XIN cloc High-spe Low-spe While a Peripher VCA27 =	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8, FMR47 = 1	-	130	300	μА	
		Wait mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock operation VCA27 = VCA26 = 0 VCA20 = 1	-	25	70	μА
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock off VCA27 = VCA26 = 0 VCA20 = 1	-	23	55	μА
		Stop mode	XIN clock off, Topr = 25°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = 0	-	0.7	3.0	μА
			XIN clock off, Topr = 85°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = 0	-	1.1	_	μА

Timing requirements

(Unless Otherwise Specified: Vcc = 3 V, Vss = 0 V at Topr = 25°C) [Vcc = 3 V]

Table 5.22 XIN Input

Symbol	Parameter		Standard	
Symbol			Max.	Unit
tc(XIN)	XIN input cycle time	100	-	ns
twh(xin)	XIN input "H" width		-	ns
twl(XIN)	XIN input "L" width	40	-	ns




Figure 5.8 XIN Input Timing Diagram when Vcc = 3 V

Table 5.23 TRAIO Input

Symbol	Parameter		Standard	
			Max.	Unit
tc(TRAIO)	TRAIO input cycle time	300	=	ns
tWH(TRAIO)	TRAIO input "H" width	120	=	ns
tWL(TRAIO)	TRAIO input "L" width	120	-	ns




Figure 5.9 TRAIO Input Timing Diagram when Vcc = 3 V

Table 5.24 Serial Interface	Table	5.24	Serial	Interface
-----------------------------	--------------	------	--------	-----------

Symbol	Parameter		Standard		
Symbol			Max.	Unit	
tc(CK)	CLK0 input cycle time		-	ns	
tW(CKH)	CLK0 input "H" width	150	-	ns	
tW(CKL)	CLK0 Input "L" width		-	ns	
td(C-Q)	TXD0 output delay time		80	ns	
th(C-Q)	TXD0 hold time	0	-	ns	
tsu(D-C)	RXD0 input setup time	70	-	ns	
th(C-D)	RXD0 input hold time	90	=	ns	




Figure 5.10 Serial Interface Timing Diagram when Vcc = 3 V

Table 5.25 External Interrupt INTi (i = 0, 1, 3) Input

Symbol	Parameter		Standard	
Symbol			Max.	Unit
tW(INH)	INTi input "H" width	380 ⁽¹⁾	-	ns
tw(INL)	INTi input "L" width	380(2)	-	ns

- 1. When selecting the digital filter by the $\overline{\text{INTi}}$ input filter select bit, use an $\overline{\text{INTi}}$ input HIGH width of either (1/digital filter clock frequency × 3) or the minimum value of standard, whichever is greater.
- 2. When selecting the digital filter by the INTi input filter select bit, use an INTi input LOW width of either (1/digital filter clock frequency × 3) or the minimum value of standard, whichever is greater.





Figure 5.11 External Interrupt INTi Input Timing Diagram when Vcc = 3 V

Package Dimensions

Diagrams showing the latest package dimensions and mounting information are available in the "Packages" section of the Renesas Technology website.



REVISION HISTORY	R8C/2E Group, R8C/2F Group Datasheet
-------------------------	--------------------------------------

Rev. Date			Description
ixev.	Date	Page	Summary
0.10	Aug 01, 2007	_	First Edition issued

Renesas Technology Corp. sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan

- Renesas lechnology Corp. Sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan Notes:

 1. This document is provided for reference purposes only so that Renesas customers may select the appropriate Renesas products for their use. Renesas neither makes warrantes or representations with respect to the accuracy or completeness of the information in this document nor grants any license to any intellectual property girbs to any other rights of representations with respect to the information in this document in this document of the purpose of the respect of the information in this document in the product data, diagrams, charts, programs, algorithms, and application circuit examples.

 3. You should not use the products of the technology described in this document for the purpose of military use. When exporting the products or technology described herein, you should follow the applicable export control laws and regulations, and procedures required by such laws and regulations, and procedures required to change without any plan protein. Before purchasing or using any Renesas products listed in this document, in the development is satisfied. The procedure is such as the development of the dev



RENESAS SALES OFFICES

http://www.renesas.com

Refer to "http://www.renesas.com/en/network" for the latest and detailed information.

Renesas Technology America, Inc.

450 Holger Way, San Jose, CA 95134-1368, U.S.A Tel: <1> (408) 382-7500, Fax: <1> (408) 382-7501

Renesas Technology Europe Limited
Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K.
Tel: <44> (1628) 585-100, Fax: <44> (1628) 585-900

Renesas Technology (Shanghai) Co., Ltd.
Unit 204, 205, AZIACenter, No.1233 Lujiazui Ring Rd, Pudong District, Shanghai, China 200120 Tel: <86> (21) 5877-1818, Fax: <86> (21) 6887-7898

Renesas Technology Hong Kong Ltd.
7th Floor, North Tower, World Finance Centre, Harbour City, 1 Canton Road, Tsimshatsui, Kowloon, Hong Kong Tel: <852> 2265-6688, Fax: <852> 2730-6071

Renesas Technology Taiwan Co., Ltd. 10th Floor, No.99, Fushing North Road, Taipei, Taiwan Tel: <886> (2) 2715-2888, Fax: <886> (2) 2713-2999

Renesas Technology Singapore Pte. Ltd.

1 Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632 Tel: <65> 6213-0200, Fax: <65> 6278-8001

Renesas Technology Korea Co., Ltd. Kukje Center Bldg. 18th Fl., 191, 2-ka, Hangang-ro, Yongsan-ku, Seoul 140-702, Korea Tel: <82> (2) 796-3115, Fax: <82> (2) 796-2145

Renesas Technology Malaysia Sdn. Bhd
Unit 906, Block B, Menara Amcorp, Amcorp Trade Centre, No.18, Jalan Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia Tel: <603> 7955-9390, Fax: <603> 7955-9510