



QUAD/DUAL N-CHANNEL DEPLETION MODE EPAD® MATCHED PAIR MOSFET ARRAYS

 $V_{GS(th)} = -1.3V$

GENERAL DESCRIPTION

ALD114813/ALD114913 are monolithic quad/dual N-Channel MOSFETS matched at the factory using ALD's proven EPAD CMOS technology. These devices are intended for low voltage, small signal applications. They are excellent functional replacements for normally-closed relay applications, as they are normally on (conducting) without any power applied, but could be turned off or modulated when system power supply is turned on. These MOSFETS have the unique characteristics of, when the gate is grounded, operating in the resistance mode for low drain voltage levels and in the current source mode for higher voltage levels and providing a constant drain current.

These MOSFETS are designed for exceptional device electrical characteristics matching. As these devices are on the same monolithic chip, they also exhibit excellent temperature tracking characteristics. They are versatile as design components for a broad range of analog applications, and they are basic building blocks for current sources, differential amplifier input stages, transmission gates, and multiplexer applications. Besides matched pair electrical characteristics, each individual MOSFET also exhibits well controlled parameters, enabling the user to depend on tight design limits. Even units from different batches and different date of manufacture have correspondingly well matched characteristics.

These depletion mode devices are built for minimum offset voltage and differential thermal response, and they are designed for switching and amplifying applications in single 1.5V to +/-5V systems where low input bias current, low input capacitance and fast switching speed are desired. These devices exhibit well controlled turn-off and sub-threshold characteristics and therefore can be used in designs that depend on sub-threshold characteristics.

The ALD114813/ALD114913 are suitable for use in precision applications which require very high current gain, beta, such as current mirrors and current sources. A sample calculation of the DC current gain at a drain current of 3mA and gate input leakage current of 30pA = 100,000,000. It is recommended that the user, for most applications, connect V+ pin to the most positive voltage potential (or left open unused) and V- and N/C pins to the most negative voltage potential in the system. All other pins must have voltages within these voltage limits.

FEATURES

- Depletion mode (normally ON) without power
- Precision Gate Threshold Voltages: -1.30V +/- 0.04V
- Nominal R_{DS(ON)} @V_{GS}=0.0V of 1.3K Ω
- Matched MOSFET to MOSFET characteristics
- · Tight lot to lot parametric control
- · Low input capacitance
- \cdot V_{GS(th)} match (V_{OS}) 20mV
- High input impedance $-10^{12}\Omega$ typical
- Positive, zero, and negative V_{GS(th)} temperature coefficient
- DC current gain >108
- · Low input and output leakage currents

ORDERING INFORMATION


0°C to -		nperature Range* 0°C to +70°C		
16-Pin Plastic Dip Package	16-Pin SOIC Package	8-Pin Plastic Dip Package	8-Pin SOIC Package	
ALD114813PC	ALD114813SC	ALD114913PA	ALD114913SA	

* Contact factory for industrial temp. range or user-specified threshold voltage values

APPLICATIONS

- Functional replacement of Form B (NC) relay
- Zero power fail safe circuits
- Backup battery circuits
- · Power failure detector
- · Fail safe signal detector
- Source followers and buffers
- · Precision current mirrors
- · Precision current sources
- · Capacitives probes
- · Sensor interfaces
- Charge detectors
- Charge integrators
- · Differential amplifier input stage
- · High side switches
- · Peak detectors
- · Sample and Hold
- Alarm systems
- · Current multipliers
- Analog switches
- Analog multiplexers
- Voltage comparators
- · Level shifters

PIN CONFIGURATION



ABSOLUTE MAXIMUM RATINGS

Drain-Source voltage, V _{DS} —	10.6V
Gate-Source voltage, V _{GS}	10.6V
Power dissipation —	500 mW
Operating temperature range PA, SA, PC, SC package ————————————————————————————————————	0°C to +70°C
Storage temperature range	65°C to +150°C
Lead temperature, 10 seconds	+260°C

OPERATING ELECTRICAL CHARACTERISTICS $V + = +5V \; (or \; open) \; V - = -5V \; T_{\mbox{Δ}} = 25^{\circ} \mbox{C} \; unless \; otherwise \; specified } \\ \mbox{$CAUTION:} \; \mbox{$ESD$} \; \mbox{$Sensitive Device.} \; \mbox{Use} \; \; \mbox{$static control procedures in ESD controlled environment.} \\$

		ALD114813/ALD114913				
Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions
Gate Threshold Voltage	VGS(th)	-1.34	-1.30	-1.26	V	I _{DS} =1μA V _{DS} = 0.1V
Offset Voltage VGS(th)1-VGS(th)2	Vos		7	20	mV	IDS =1μA
Offset Voltage Tempco	TC _{VOS}		5		μV/°C	V _{DS1} = V _{DS2}
GateThreshold Voltage Tempco	TCVGS(th)		-1.7 0.0 +1.6		mV/ °C	I _D = 1μA I _D = 20μA, V _D S = 0.1V I _D = 40μA
On Drain Current	IDS (ON)		12.0 3.0		mA	VGS = +8.2 V VGS = +2.7V VDS = +5V
Forward Transconductance	GFS		1.4		mmho	VGS = +2.7V VDS = +7.7V
Transconductance Mismatch	ΔGFS		1.8		%	
Output Conductance	GOS		68		μmho	VGS =+2.7V VDS = +7.7V
Drain Source On Resistance	R _{DS} (ON)		500		Ω	V _{DS} = 0.1V V _{GS} = +2.7V
Drain Source On Resistance	RDS (ON)		1.3		ΚΩ	VDS = 0.1V VGS = +0.0V
Drain Source On Resistance Tolerance	ΔR _{DS} (ON)		7		%	
Drain Source On Resistance Mismatch	ΔR _{DS} (ON)		0.5		%	
Drain Source Breakdown Voltage	BVDSX	10			V	IDS = 1.0μA VGS = -2.3V
Drain Source Leakage Current ¹	IDS (OFF)		10	100 4	pA nA	V _{GS} =-2.3V, V _{DS} =+5V T _A = 125°C
Gate Leakage Current ¹	IGSS		3	30 1	pA nA	V _{DS} = 0V V _{GS} = +10V T _A =125°C
Input Capacitance	CISS		2.5		pF	
Transfer Reverse Capacitance	C _{RSS}		0.1		pF	
Turn-on Delay Time	ton		10		ns	V+ = 5V R _L = 5KΩ
Turn-off Delay Time	t _{off}		10		ns	V+ = 5V R _L = 5KΩ
Crosstalk			60		dB	f = 100KHz

Notes: ¹ Consists of junction leakage currents

ALD114813/ALD114913 **Advanced Linear Devices** 2