General Description

The MAX405 high-speed, precision buffer amplifier guarantees a minimum gain of 0.99V/V over -40°C to +85°C, with loads as low as 50Ω . It operates from 55V power supplies and drives ±3V signals into 50Ω loads, or ±2.25V into four 150Ω loads. The MAX405 features 180MHz bandwidth, 650V/µs slew rate, and 35ns settling time to 0.1%. Precision characteristics include 0.01° differential phase, 0.03% differential gain, and guaranteed 0.1% nonlinearity over temperature. Unlike other buffer amplifiers, the MAX405's inverting input can be used to increase the gain.

The MAX405 is ideal as a 50Ω and 75Ω coaxial cable driver for color video signals. Guaranteed 60mA continuous output current eliminates the need for multiple buffers, external power-booster circuits, or expensive hybrid modules common in video distribution applications. Greater PC-layout densities are provided by compact 8-pin DIP and SO packages.

Applications

Video Distribution

Flash A/D Input Buffers

Coaxial Line Drivers

Fast Sample-and-Hold Buffers

Features


- ♦ 0.99V/V Min DC Gain (R_L = 50Ω) Over Temp
- ♦ 0.01° Differential Phase
- ♦ 0.03% Differential Gain
- ♦ 0.1% Nonlinearity Over Temperature
- ♦ 180MHz Bandwidth
- ♦ 650V/µs Slew Rate
- ♦ 60mA Continuous Output Current
- ♦ 0.01Ω Rout
- 0.6pF Input Capacitance
- ♦ Drives Four 150Ω Loads
- **♦ Adjustable Gain Control**

Ordering Information


PART	TEMP. RANGE	PIN-PACKAGE
MAX405CPA	0°C to +70°C	8 Plastic DIP
MAX405CSA	0°C to +70°C	8 SO
MAX405C/D	0°C to +70°C	Dice*
MAX405EPA	-40°C to +85°C	8 Plastic DIP
MAX405ESA	-40°C to +85°C	8 SO

^{*}Contact factory for dice specifications.

Typical Application Circuit



Pin Configuration



 Maxim Integrated Products 8-29

ABSOLUTE MAXIMUM RATINGS

Total Supply Voltage (V+ to V-)	12\/
Voltage at Any Pin (V0.3V) to (V-	
Output Current (I _{OUT})	
Short-Circuit Duration (IOUT)	
Continuous Power Dissipation	
Plastic DIP (derate 8.3mW/°C above +70°C)	660mW
SO (derate 6mW/°C above +70°C)	470mW

Operating Temperature Ranges:
MAX405C_ A 0°C to +70°C
MAX405E_ A40°C to +85°C
Storage Temperature Range65°C to +160°C
Lead Temperature (soldering, 10 sec) +300°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS

 $(V+ = V_C+ = 5V, V- = V_C- = -5V, R_L = 50\Omega, C_L = 15pF, unless otherwise noted.)$

PARAMETER	SYMBOL	CONDITIONS	TA = +25°C			TA = TMIN to TMAX			UNITS
FANAMETEN	STMBOL	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
Voltage Gain	Av	Unadjusted	0.9910	0.9940	1	0.9900		1	V/V
volage dasi	^v	Adjusted			1.1			1.1	
			-5.0	±2.0	5.0				
Offset Voltage	Vos	$T_A = 0^{\circ}C \text{ to } +70^{\circ}C$				-6.5		6.5	mV
		T _A = -40°C to +85°C			-	-8.0		8.0	
Offset Voltage TC	TCVos						25		μV/°C
Input Bias Current	IB(IN+)	VII. 01/	-2		2	-4		4	
input Bias Current	(IN-)	VIN = 0V		10					mA
Input Resistance	RIN			2.5					МΩ
Input Capacitance	Cin			0.6					pF
Output Voltage Swing	Vout		-3.0	±3.4	3.0	-3.0		3.0	٧
0.4-10	lout	Continuous	60			60			mA
Output Current		Short-circuit (Note 1)	90	180		90	180		
Output Impedance	Rout	At DC		0.01					Ω
Power-Supply Rejection Ratio	PSRR	$\Delta V_S = \pm 5\%$	48	54		47			dB
		±2V signal	-1.5	±1.0	1.5				·
Nonlinearity (Note 2)		$T_A = 0^{\circ}C \text{ to } +70^{\circ}C$				-2.0		2.0	mV
		$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$				-2.5		2.5	
Supply Voltage (Note 3)	V+, V-		±4.75	±5	±5.25	±4.75	±5	±5.25	V
Supply Current (Note 3)	IQ	V+, V- = ±5V		±35	±40			±43	mA
AC SPECIFICATIONS (NOTE 1)								
-3dB Bandwidth	BW	VIN = IVRMS	125	180		110			MHz
Full-Power Bandwidth	FPBW	Vout = 6V _{p-p}	24	34		18			MHz
Slew Rate	SR	Vout = 3V step	450	650		350			V/µs
Settling Time	ts	t = 0.1%, Vout = 3V step		35	50			70	ns
Rise/Fall Time	t _{R/F}	Vout = 3V step		8	12			16	ns
Differential Phase				0.01					0
Differential Gain				0.03					%

Note 1: Guaranteed by design.


Note 2: Nonlinearity is deviation from end-point line. **Note 3:** $V_{C^+} = V$, $V_{C^-} = V$. Current is for both supply pins.

NINXIN


MAX40


Precision Video Buffer Amplifier


Typical Operating Characteristics




PULSE RESPONSE INTO 50 Ω BACK-TERMINATED LOAD







DIFFERENTIAL GAIN AND PHASE ERROR VS. TEMPERATURE



NINXINI

8-31

Pin Description

PIN	NAME	FUNCTION			
1	OUT	Buffer-Amplifier Output			
2	IN+	Buffer-Amplifier Noninverting Input			
3	IN-	Buffer-Amplifier Inverting Input. For unad- justed operation, connect to OUT. Connect to resistive divider from OUT (Figure 3) to ad- just gain to exactly 1.0000V/V. IN-CANNOT be used as a conventional op-amp inverting input (see <i>Gain Trim</i> section).			
4	V-	Negative Supply. Connect to -5V.			
5	NULL	Voltage Offset Adjust. Leave open normally. Connect to arm of $1k\Omega$ potentiometer (Figure 2) to null input offset voltage. One end of the potentiometer should be connected to V+. The other end should be connected to a $9k\Omega$ resistor to V			
6	V+	Positive Supply. Connect to +5V.			
7	Vc-	Output Stage (Collector) Negative Supply. Connect to -5V.			
8	VC+ Output Stage (Collector) Positive Supply. Connect to +5V.				

Detailed Description Circuit Overview

The main circuit elements of the MAX405 are an input stage and a bipolar output stage with separate power-supply connections (Figure 1). This allows separate bypassing to improve high-frequency response while

keeping high-frequency transients in the output stage from feeding back to the input. The MAX405 employs an unusual buffer configuration. The inverting input pin allows the gain to be increased above its initial value. In addition, input offset voltage may be trimmed externally.

Zero-Offset Trim

Offset voltage is the difference between IN+ and OUT when IN+ is 0V. The MAX405 is laser trimmed for offset voltage less than $\pm 5 \text{mV}$. Offset voltage can be further reduced by connecting a $1 \text{k} \Omega$ trim potentiometer and a $9.1 \text{k} \Omega$ fixed resistor as shown in Figure 2. This circuit's offset nulling range is approximately $\pm 25 \text{mV}$.




Figure 2. Zero-Offset Trim Circuit




Figure 1. MAX405 Simplified Schematic

Gain Trim

The MAX405 drives 50Ω loads at a 0.9940V/V factory-set gain with no external components.

Unlike other buffer amplifiers, the MAX405 has an inverting input (IN-) that can be connected to an external voltage divider to increase the gain. Figure 3 shows a circuit in which a variable voltage divider trims the buffer to exactly 1.0000V/V. The gain can be adjusted to a maximum of 1.10V/V. Higher gain may produce nonlinearities and instability. Care must be exercised to minimize stray circuit capacitance in the feedback network.

When both offset and gain trims are used, the zero-offset trim should be set first, with 0mV applied to IN+. Next, gain should be adjusted with the full-scale voltage applied to IN+.

Input Capacitance

The MAX405 input capacitance is typically 0.6pF. IN+ is located between the IN- and OUT pins, which are at the same potential. This forms a high-frequency guard for the

IN+ pin and minimizes input capacitance. When no gain trim is used, the printed circuit-board layout should include a guard ring (circular trace) around IN+, which is driven from OUT. It should form a complete circle on both sides of the board. The guard ring must be broken on the side of the board that has the input trace, or stretched to enclose the input component solder pad (Figure 4).

Source Impedance

To realize the benefits from the precision MAX405, source impedance must be kept low. Both DC and AC sources contribute errors.

The DC voltage errors are developed from two sources:

- 1) the input bias current through the source resistance,
- the voltage divider formed by the source resistance and the finite input resistance (typically 2.5MΩ).

The AC error increases with frequency. It is caused by the action of a lowpass RC filter, consisting of the source (series) resistance and amplifier input (shunt) capacitance (0.6pF).




Figure 3. Gain-Trim Circuit




Figure 4. Typical Board Layout (see Typical Application Circuit)

/VI/IXI/VI ______8-33

Output Stage

The MAX405 is stable while driving capacitive loads up to 100pF. Figure 5 shows how larger capacitive loads can be driven if they are isolated with a series resistor.

The OUT pin is protected against accidental short circuits. Internal current limiting keeps continuous output current at safe values at room temperature. Typical values of output short-circuit current are 180mA for positive polarity and 150mA for negative polarity when using ±5V supplies. Continuous short-circuit protection at elevated temperatures Ta > 50°C requires additional external circuitry connected to VC+ and VC-. Figure 6 shows a typical circuit.

Coaxial Driver

The MAX405 is ideal as a 50Ω and 75Ω coaxial cable driver. With a guaranteed 60mA continuous output current, the MAX405 directly drives $\pm 3V$ into 50Ω . Common applications include a back-termination resistor to match the cable impedance. The MAX405 is capable of driving up to four 150Ω (four 75Ω back-terminated loads) loads to $\pm 2.25V$.




Figure 5. Driving Large Capacitive Loads

Bypassing

Good high-frequency performance demands careful layout, ground planes, and good bypassing. The input and output stages have separate power-supply pins for isolation. Even though the two positive (V+, VC+) and two negative (V-, VC-) supply pins may be connected together, they should have separate bypass capacitors located as close to the pins as possible. Each supply pin should have a $0.1\mu F$ ceramic and a $1\mu F$ tantalum capacitor connected to ground. Surface-mount chip capacitors (Figure 4) are recommended because they have extremely low impedance at high frequencies.





Figure 6. Continuous Output Short-Circuit Protection at Elevated Temperatures (T_A > 50°C)

/VI/IX1/VI

Chip Topography



/VI/IXI/VI _______8-35