
SLVS306E - NOVEMBER 2000 - REVISED FEBRUARY 2009


- 3-A Low-Dropout Voltage Regulator
- Available in 1.5-V, 1.8-V, 2.5-V, and 3.3-V
 Fixed-Output and Adjustable Versions
- Open Drain Power-Good (PG) Status Output (Fixed Options Only)
- Dropout Voltage Typically 150 mV at 3 A (TPS75733)
- Low 125 μA Typical Quiescent Current
- Fast Transient Response
- 3% Tolerance Over Specified Conditions for Fixed-Output Versions
- Available in 5-Pin TO-220 and TO-263
 Surface-Mount Packages
- Thermal Shutdown Protection




description

The TPS757xx family of 3-A low dropout (LDO) regulators contains four fixed voltage option regulators with integrated power-good (\overline{PG}) and an adjustable voltage option regulator. These devices are capable of supplying 3 A of output current with a dropout of 150 mV (TPS75733). Therefore, the device is capable of performing a 3.3-V to 2.5-V conversion. Quiescent current is 125 μ A at full load and drops down to less than 1 μ A when the device is disabled. The TPS757xx is designed to have fast transient response for large load current changes.

TPS75733 DROPOUT VOLTAGE vs



TPS75715 LOAD TRANSIENT RESPONSE





Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



SLVS306E - NOVEMBER 2000 - REVISED FEBRUARY 2009

description (continued)

Because the PMOS device behaves as a low-value resistor, the dropout voltage is low (typically 150 mV at an output current of 3 A for the TPS75733) and is directly proportional to the output current. Additionally, since the PMOS pass element is a voltage-driven device, the quiescent current is low and independent of output loading (typically 125 μ A over the full range of output current). These two key specifications yield a significant improvement in operating life for battery-powered systems.


The device is enabled when \overline{EN} is connected to a low-level voltage. This LDO family also features a sleep mode; applying a TTL high signal to \overline{EN} (enable) shuts down the regulator, reducing the quiescent current to less than 1 μA at $T_J = 25$ °C. The power-good terminal (\overline{PG}) is an active low, open drain output, which can be used to implement a power-on reset or a low-battery indicator.

The TPS757xx is offered in 1.5-V, 1.8-V, 2.5-V, and 3.3-V fixed-voltage versions and in an adjustable version (programmable over the range of 1.22 V to 5 V). Output voltage tolerance is specified as a maximum of 3% over line, load, and temperature ranges. The TPS757xx family is available in a 5-pin TO–220 (KC) and TO–263 (KTT) packages.

AVAILABLE OPTIONS

ТЈ	OUTPUT VOLTAGE (TYP)	TO-220 (KC)	TO-263(KTT)			
	3.3 V	TPS75733KC	TPS75733KTT			
	2.5 V	TPS75725KC	TPS75725KTT			
-40°C to 125°C	1.8 V	TPS75718KC	TPS75718KTT			
	1.5 V	TPS75715KC	TPS75715KTT			
	Adjustable 1.22 V to 5 V	TPS75701KC	TPS75701KTT			

NOTE: The TPS75701 is programmable using an external resistor divider (see application information). The KTT package is available taped and reeled. Add an R suffix to the device type (e.g., TPS75701KTTR) to indicate tape and reel.




[†] See application information section for capacitor selection details.


Figure 1. Typical Application Configuration (For Fixed Output Options)



functional block diagram—adjustable version



functional block diagram—fixed version




Terminal Functions (TPS757xx)

TERMIN	TERMINAL									
NAME	NO.	1/0	DESCRIPTION							
EN	1	I	Enable input							
FB/PG	5	I	Feedback input voltage for adjustable device/PG output for fixed options							
GND	3		Regulator ground							
IN	2	- 1	Input voltage							
OUTPUT	4	0	Regulated output voltage							
Thermal Pad	_		Connect to GND or Float							

SLVS306E - NOVEMBER 2000 - REVISED FEBRUARY 2009

TPS757xx PG timing diagram



NOTE: V_{IT} -Trip voltage is typically 9% lower than the output voltage (91%V_O). V_{IT} to V_{IT} to V_{IT} is the hysteresis voltage.

detailed description

The TPS757xx family includes four fixed-output voltage regulators (1.5 V, 1.8 V, 2.5 V, and 3.3 V), and an adjustable regulator, the TPS75701 (adjustable from 1.22 V to 5 V). The bandgap voltage is typically 1.22 V.

pin functions

enable (EN)

The $\overline{\mathsf{EN}}$ terminal is an input which enables or shuts down the device. If $\overline{\mathsf{EN}}$ is a logic high, the device will be in shutdown mode. When $\overline{\mathsf{EN}}$ goes to logic low, the device will be enabled.

power-good (PG)

The \overline{PG} terminal for the fixed voltage option devices is an open drain, active low output that indicates the status of V_O (output of the LDO). When V_O reaches approximately 91% of the regulated voltage, \overline{PG} will go to a low impedance state. It will go to a high-impedance state when V_O falls below approximately 89% (i.e. over load condition) of the regulated voltage. The open drain output of the \overline{PG} terminal requires a pullup resistor.

feedback (FB)

FB is an input terminal used for the adjustable-output option and must be connected to the output terminal either directly, in order to generate the minimum output voltage of 1.22 V, or through an external feedback resistor divider for other output voltages. The FB connection should be as short as possible. It is essential to route it in such a way to minimize/avoid noise pickup. Adding RC networks between FB terminal and V_O to filter noise is not recommended because it may cause the regulator to oscillate.



SLVS306E - NOVEMBER 2000 - REVISED FEBRUARY 2009

detailed description (continued)

input voltage (IN)

The V_{IN} terminal is an input to the regulator.

output voltage (OUTPUT)

The VOUTPUT terminal is an output to the regulator.

absolute maximum ratings over operating junction temperature range (unless otherwise noted)†

Input voltage range [‡] , V _I	
Voltage range at EN	
Maximum PG voltage (fixed options only)	
Peak output current	Internally limited
Continuous total power dissipation	See Dissipation Rating Tables
Output voltage, VO (OUTPUT, FB)	5.5 V
Operating junction temperature range, T _J	–40°C to 150°C
Storage temperature range, T _{stq}	–65°C to 150°C
ESD rating, HBM	
ESD rating, CDM	

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

DISSIPATION RATING TABLE

PACKAGE	R _θ JC (°C/W)	R _{θJA} (°C/W)§
TO-220	2	58.7¶
TO-263	2	38.7#

[§] For both packages, the R_{θJA} values were computed using JEDEC high K board (2S2P) with 1 ounce internal copper plane and ground plane. There was no air flow across the packages

recommended operating conditions

	MIN	MAX	UNIT
Input voltage, V_I	2.8	5.5	V
Output voltage range, VO	1.22	5	V
Output current, IO	C	3	Α
Operating virtual junction temperature, TJ	-40	125	°C

To calculate the minimum input voltage for your maximum output current, use the following equation: $V_{I(min)} = V_{O(max)} + V_{DO(max load)}$.



[‡] All voltage values are with respect to network terminal ground.

 $[\]P_{R\theta JA}$ was computed assuming a vertical, free standing TO-220 package with pins soldered to the board. There is no heatsink attached to the package.

[#] R_{0JA} was computed assuming a horizontally mounted TO-263 package with pins soldered to the board. There is no copper pad underneath the package.

SLVS306E - NOVEMBER 2000 - REVISED FEBRUARY 2009

electrical characteristics over recommended operating junction temperature range ($T_J = -40^{\circ}C$ to 125°C), $V_I = V_{O(typ)} + 1$ V, $I_O = 1$ mA, $\overline{EN} = 0$ V, $C_o = 100~\mu F$ (unless otherwise noted)

PARAME	TER	TEST (CONDITIONS	MIN	TYP	MAX	UNIT		
		$1.22 \text{ V} \le \text{V}_{0} \le 5.5 \text{ V},$	T _J = 25°C		٧o				
	Adjustable voltage	1.22 V ≤ V _O ≤ 5.5 V		0.97 V _O		1.03 V _O	V		
	Aujustable voltage	1.22 V \leq V _O \leq 5.5 V, (see Note 1)	T _J = 0 to 125°C	0.98 V _O		1.02 V _O	ľ		
	151/01	T _J = 25°C,	2.8 V < V _I < 5.5 V		1.5		.,		
Output voltage	1.5 V Output	$2.8~V \leq V_{I} \leq 5.5~V$		1.455		1.545	V		
(see Note 2)	4.0.1/.0	T _J = 25°C,	2.8 V < V _I < 5.5 V		1.8		V		
	1.8 V Output	$2.8~V \leq V_{I} \leq 5.5~V$		1.746		1.854	V		
	2.5.1/ Outrout	T _J = 25°C,	3.5 V < V _I < 5.5 V		2.5		V		
	2.5 V Output	$3.5 \text{ V} \leq \text{V}_{\text{I}} \leq 5.5 \text{ V}$		2.425		2.575	V		
	0.01/.00//	$T_J = 25^{\circ}C$,	4.3 V < V _I < 5.5 V		3.3		V		
3.3 V Output		$4.3~\text{V} \leq \text{V}_{\text{I}} \leq 5.5~\text{V}$		3.201		3.399	V		
Quiescent current (GND current)		T _J = 25°C			125				
(see Notes 2 and 3)						200	μΑ		
Output voltage line regulati	on (ΔV _O /V _O)	$V_{O} + 1 \ V \le V_{I} \le 5.5 \ V_{O}$	/, T _J = 25°C		0.04		%/V		
(see Note 3)		V _O + 1 V ≤ V _I < 5.5 \	/			0.1	%/V		
Load regulation (see Note 2	2)				0.35		%/V		
Output noise voltage	TPS75715	BW = 300 Hz to 50 k	Hz, T _J = 25°C, V _I = 2.8 V		35		μVrms		
Output current limit		VO = 0 V		5.5	10	14	А		
Thermal shutdown junction	temperature				150		°C		
01		$\overline{EN} = V_{I},$	T _J = 25°C		0.1		μΑ		
Standby current		EN = V _I				10	μΑ		
FB input current	TPS75701	FB = 1.5 V		-1		1	μΑ		
Power supply ripple rejection	TPS75715	f = 100 Hz, V _I = 2.8 V,	T _J = 25°C, I _O = 3 A		62		dB		
Minimum input voltage for valid PG		$I_{O(PG)} = 300 \mu A$	V(PG) ≤ 0.8 V		0		V		
PG trip threshold voltage	Fixed options only	V _O decreasing		89		93	%Vo		
PG hysteresis voltage Fixed options only		Measured at VO			0.5		%Vo		
PG output low voltage	Fixed options only	V _I = 2.8 V,	I _{O(PG)} = 1 mA		0.15	0.4	V		
PG leakage current	Fixed options only	V _(PG) = 5 V				1	μΑ		

NOTES: 1. The adjustable option operates with a 2% tolerance over $T_J = 0$ to 125 °C.

- 2. $I_0 = 1 \text{ mA to } 3 \text{ A}$
- 3. If $V_0 \le 2.5 \text{ V}$ then $V_{lmin} = 2.8 \text{ V}$, $V_{lmax} = 5.5 \text{ V}$:

Line regulation (mV) =
$$(\%/V) \times \frac{V_O(V_{lmax} - 2.8 \text{ V})}{100} \times 1000$$

If $V_O > 2.5 \text{ V}$ then $V_{Imin} = V_O + 1 \text{ V}$, $V_{Imax} = 5.5 \text{ V}$:

Line regulation (mV) =
$$(\%/V) \times \frac{V_O(V_{Imax} - (V_O + 1 V))}{100} \times 1000$$



SLVS306E - NOVEMBER 2000 - REVISED FEBRUARY 2009

electrical characteristics over recommended operating junction temperature range ($T_J = -40^{\circ}C$ to 125°C), $V_I = V_{O(typ)} + 1$ V, $I_O = 1$ mA, $\overline{EN} = 0$ V, $C_O = 100~\mu F$ (unless otherwise noted) (continued)

	PARAMETER	TE	ST CONDITION	ONS	MIN	TYP	MAX	UNIT
	(EN)	EN = V _I			-1		1	μΑ
Input cur	rent (EN)	$\overline{EN} = 0 \ V$		-1	0	1	μΑ	
High leve	I EN input voltage				2			V
Low leve	Low level EN input voltage						0.7	V
	B	I _O = 3 A,	V _I = 3.2 V,	T _J = 25°C		150		.,
VO	Dropout voltage, (3.3 V output) (see Note 4)	I _O = 3 A,	V _I = 3.2 V				300	mV
	Discharge transistor current	$V_0 = 1.5 V$	T _J = 25°C		10	25		mA
.,	UVLO	T _J = 25°C,	V _I rising		2.2		2.75	V
VI	UVLO hysteresis	T _J = 25°C,	V _I falling			100		mV


NOTE 4: IN voltage equals V_O(typ) – 100 mV; TPS75715, TPS75718, and TPS75725 dropout voltage limited by input voltage range limitations (i.e., TPS75733 input voltage is set to 3.2 V for the purpose of this test).

TYPICAL CHARACTERISTICS

Table of Graphs

			FIGURE
	vs Output current		2, 3
VO	Output voltage	vs Junction temperature	4, 5
	Ground current	vs Junction temperature	6
	Power supply ripple rejection	vs Frequency	7
	Output spectral noise density	vs Frequency	8
z _o	Output impedance	vs Frequency	9
.,	Description	vs Input voltage	10
V_{DO}	Dropout voltage	vs Junction temperature	11
VI	Minimum required input voltage	vs Output voltage	12
	Line transient response		13, 15
	Load transient response		14, 16
۷o	Output voltage and enable voltage	vs Time (start-up)	17
VO	Equivalent series resistance	vs Output current	19, 20


TYPICAL CHARACTERISTICS








TPS75733

TYPICAL CHARACTERISTICS












TPS75733


TYPICAL CHARACTERISTICS







MINIMUM REQUIRED INPUT VOLTAGE





TYPICAL CHARACTERISTICS





4 Figure 15

TPS75733 LOAD TRANSIENT RESPONSE ∆Vo - Change in Output Voltage - mV $V_0 = 3.3 V$ $C_0 = 100 \mu F$ 200 100 0 = <u>0.75 A</u> di -100 dt μS Output Current - A 80 100 120 140 160 180 200 20 40 60 t – Time – μ s

Figure 16

TPS75733 OUTPUT VOLTAGE AND ENABLE VOLTAGE vs TIME (START-UP)




Figure 17

SLVS306E - NOVEMBER 2000 - REVISED FEBRUARY 2009

TYPICAL CHARACTERISTICS





Figure 18. Test Circuit for Typical Regions of Stability (Figures 19 and 20) (Fixed Output Options)



[†] Equivalent series resistance (ESR) refers to the total series resistance, including the ESR of the capacitor, any series resistance added externally, and PWB trace resistance to Co.



THERMAL INFORMATION

The amount of heat that an LDO linear regulator generates is directly proportional to the amount of power it dissipates during operation. All integrated circuits have a maximum allowable junction temperature (T_J max) above which normal operation is not assured. A system designer must design the operating environment so that the operating junction temperature (T_J) does not exceed the maximum junction temperature (T_J max). The two main environmental variables that a designer can use to improve thermal performance are air flow and external heatsinks. The purpose of this information is to aid the designer in determining the proper operating environment for a linear regulator that is operating at a specific power level.

In general, the maximum expected power (P_{D(max)}) consumed by a linear regulator is computed as:

$$P_{D}^{max} = \left(V_{I(avg)} - V_{O(avg)}\right) \times I_{O(avg)} + V_{I(avg)} \times I_{(Q)}$$
(1)

Where:

V_{I(avg)} is the average input voltage.

V_{O(avg)} is the average output voltage.

IO(avg) is the average output current.

 $I_{(Q)}$ is the quiescent current.

For most TI LDO regulators, the quiescent current is insignificant compared to the average output current; therefore, the term $V_{I(avg)}$ x $I_{(Q)}$ can be neglected. The operating junction temperature is computed by adding the ambient temperature (T_A) and the increase in temperature due to the regulator's power dissipation. The temperature rise is computed by multiplying the maximum expected power dissipation by the sum of the thermal resistances between the junction and the case $(R_{\theta JC})$, the case to heatsink $(R_{\theta CS})$, and the heatsink to ambient $(R_{\theta SA})$. Thermal resistances are measures of how effectively an object dissipates heat. Typically, the larger the device, the more surface area available for power dissipation and the lower the object's thermal resistance.

Figure 21 illustrates these thermal resistances for (a) a TO-220 package attached to a heatsink, and (b) a TO-263 package mounted on a JEDEC High-K board.




Figure 21. Thermal Resistances



SLVS306E - NOVEMBER 2000 - REVISED FEBRUARY 2009

THERMAL INFORMATION

Equation 2 summarizes the computation:

$$T_{J} = T_{A} + P_{D} \max x \left(R_{\theta JC} + R_{\theta CS} + R_{\theta SA} \right)$$
 (2)

The $R_{\theta JC}$ is specific to each regulator as determined by its package, lead frame, and die size provided in the regulator's datasheet. The $R_{\theta SA}$ is a function of the type and size of heatsink. For example, *black body radiator* type heatsinks, like the one attached to the TO–220 package in Figure 21(a), can have $R_{\theta CS}$ values ranging from 5°C/W for very large heatsinks to 50°C/W for very small heatsinks. The $R_{\theta CS}$ is a function of how the package is attached to the heatsink. For example, if a thermal compound is used to attach a heatsink to a TO–220 package, $R_{\theta CS}$ of 1°C/W is reasonable.

Even if no external *black body radiator* type heatsink is attached to the package, the board on which the regulator is mounted will provide some heatsinking through the pin solder connections. Some packages, like the TO–263 and TI's TSSOP PowerPADTM packages, use a copper plane underneath the package or the circuit board's ground plane for additional heatsinking to improve their thermal performance. Computer aided thermal modeling can be used to compute very accurate approximations of an integrated circuit's thermal performance in different operating environments (e.g., different types of circuit boards, different types and sizes of heatsinks, and different air flows, etc.). Using these models, the three thermal resistances can be combined into one thermal resistance between junction and ambient ($R_{\theta JA}$). This $R_{\theta JA}$ is valid only for the specific operating environment used in the computer model.

Equation 2 simplifies into equation 3:

$$T_{,l} = T_A + P_D \max x R_{\theta, lA}$$
 (3)

Rearranging equation 3 gives equation 4:

$$R_{\theta JA} = \frac{T_J - T_A}{P_D max} \tag{4}$$

Using equation 3 and the computer model generated curves shown in Figures 22 and 25, a designer can quickly compute the required heatsink thermal resistance/board area for a given ambient temperature, power dissipation, and operating environment.

PowerPAD is a trademark of Texas Instruments.



THERMAL INFORMATION

TO-220 power dissipation

The TO–220 package provides an effective means of managing power dissipation in through-hole applications. The TO–220 package dimensions are provided in the *Mechanical Data* section at the end of the data sheet. A heatsink can be used with the TO–220 package to effectively lower the junction-to-ambient thermal resistance.

To illustrate, the TPS75725 in a TO–220 package was chosen. For this example, the average input voltage is 3.3 V, the output voltage is 2.5 V, the average output current is 3 A, the ambient temperature 55°C, the air flow is 150 LFM, and the operating environment is the same as documented below. Neglecting the quiescent current, the maximum average power is:

$$P_D max = (3.3 - 2.5) V x 3 A = 2.4 W$$
 (5)

Substituting T_Jmax for T_J into equation 4 gives equation 6:

$$R_{\Omega I\Lambda} max = (125 - 55)^{\circ} C/2.4 W = 29^{\circ} C/W$$
 (6)


From Figure 22, $R_{\theta JA}$ vs Heatsink Thermal Resistance, a heatsink with $R_{\theta SA} = 22^{\circ}\text{C/W}$ is required to dissipate 2.4 W. The model operating environment used in the computer model to construct Figure 22 consisted of a standard JEDEC High-K board (2S2P) with a 1 oz. internal copper plane and ground plane. Since the package pins were soldered to the board, 450 mm² of the board was modeled as a heatsink. Figure 23 shows the side view of the operating environment used in the computer model.

THERMAL RESISTANCE **HEATSINK THERMAL RESISTANCE** 65 **Natural Convection** 55 $R_{\Theta\, JA}$ – Thermal Resistance – $^{\circ}$ C/W Air Flow = 150 LFM 45 Air Flow = 250 LFM Air Flow = 500 LFM 35 25 15 No Heatsink 25 20 15 10 0 R₀SA - Heatsink Thermal Resistance - °C/W

Figure 22

THERMAL INFORMATION

TO-220 power dissipation (continued)



From the data in Figure 22 and rearranging equation 4, the maximum power dissipation for a different heatsink $R_{\theta SA}$ and a specific ambient temperature can be computed (see Figure 24).

POWER DISSIPATION vs HEATSINK THERMAL RESISTANCE




Figure 24

THERMAL INFORMATION

TO-263 power dissipation

The TO–263 package provides an effective means of managing power dissipation in surface mount applications. The TO–263 package dimensions are provided in the *Mechanical Data* section at the end of the data sheet. The addition of a copper plane directly underneath the TO–263 package enhances the thermal performance of the package.

To illustrate, the TPS75725 in a TO–263 package was chosen. For this example, the average input voltage is 3.3 V, the output voltage is 2.5 V, the average output current is 3 A, the ambient temperature 55°C, the air flow is 150 LFM, and the operating environment is the same as documented below. Neglecting the quiescent current, the maximum average power is:

$$P_D max = (3.3 - 2.5) V x 3 A = 2.4 W$$
 (7)

Substituting T_Jmax for T_J into equation 4 gives equation 8:

$$R_{A I \Delta} max = (125 - 55)^{\circ} C/2.4 W = 29^{\circ} C/W$$
 (8)

From Figure 25, $R_{\theta JA}$ vs Copper Heatsink Area, the ground plane needs to be 2 cm² for the part to dissipate 2.4 W. The model operating environment used in the computer model to construct Figure 25 consisted of a standard JEDEC High-K board (2S2P) with a 1 oz. internal copper plane and ground plane. The package is soldered to a 2 oz. copper pad. The pad is tied through thermal vias to the 1 oz. ground plane. Figure 26 shows the side view of the operating environment used in the computer model.

THERMAL RESISTANCE VS COPPER HEATSINK AREA 40 No Air Flow No Air Flow 250 LFM 250 LFM 250 0 0.01 0.1 1 10 100 Copper Heatsink Area – cm²

Figure 25

THERMAL INFORMATION

TO-263 power dissipation (continued)





Figure 26

From the data in Figure 25 and rearranging equation 4, the maximum power dissipation for a different ground plane area and a specific ambient temperature can be computed (see Figure 27).

MAXIMUM POWER DISSIPATION VS COPPED HEATSINK AREA



APPLICATION INFORMATION

programming the TPS75701 adjustable LDO regulator

The output voltage of the TPS75701 adjustable regulator is programmed using an external resistor divider as shown in Figure 28. The output voltage is calculated using:

$$V_{O} = V_{ref} \times \left(1 + \frac{R1}{R2}\right) \tag{9}$$

Where:

V_{ref} = 1.224 V typ (the internal reference voltage)

Resistors R1 and R2 should be chosen for approximately 40- μ A divider current. Lower value resistors can be used but offer no inherent advantage and waste more power. Higher values should be avoided as leakage currents at FB increase the output voltage error. The recommended design procedure is to choose R2 = 30.1 k Ω to set the divider current at 40 μ A and then calculate R1 using:




Figure 28. TPS75701 Adjustable LDO Regulator Programming

regulator protection

The TPS757xx PMOS-pass transistor has a built-in back diode that conducts reverse currents when the input voltage drops below the output voltage (e.g., during power down). Current is conducted from the output to the input and is not internally limited. When extended reverse voltage is anticipated, external limiting may be appropriate.

The TPS757xx also features internal current limiting and thermal protection. During normal operation, the TPS757xx limits output current to approximately 10 A. When current limiting engages, the output voltage scales back linearly until the overcurrent condition ends. While current limiting is designed to prevent gross device failure, care should be taken not to exceed the power dissipation ratings of the package. If the temperature of the device exceeds 150°C(typ), thermal-protection circuitry shuts it down. Once the device has cooled below 130°C(typ), regulator operation resumes.

APPLICATION INFORMATION


input capacitor

For a typical application, a ceramic input bypass capacitor (0.22 μ F – 1 μ F) is recommended to ensure device stability. This capacitor should be as close as possible to the input pin. Due to the impedance of the input supply, large transient currents will cause the input voltage to droop. If this droop causes the input voltage to drop below the UVLO threshold, the device will turn off. Therefore, it is recommended that a larger capacitor be placed in parallel with the ceramic bypass capacitor at the regulator's input. The size of this capacitor depends on the output current, response time of the main power supply, and the main power supply's distance to the regulator. At a minimum, the capacitor should be sized to ensure that the input voltage does not drop below the minimum UVLO threshold voltage during normal operating conditions.

output capacitor

As with most LDO regulators, the TPS757xx requires an output capacitor connected between OUT and GND to stabilize the internal control loop. The minimum recommended capacitance value is 47 μF with an ESR (equivalent series resistance) of at least 200 m Ω . As shown in Figure 29, most capacitor and ESR combinations with a product of 47e–6 x 0.2 = 9.4e–6 or larger will be stable, provided the capacitor value is at least 47 μF . Solid tantalum electrolytic and aluminum electrolytic capacitors are all suitable, provided they meet the requirements described in this section. Larger capacitors provide a wider range of stability and better load transient response.

This information along with the ESR graphs, Figures 19, 20, and 29, is included to assist in selection of suitable capacitance for the user's application. When necessary to achieve low height requirements along with high output current and/or high load capacitance, several higher ESR capacitors can be used in parallel to meet these guidelines.









15-Apr-2017

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish (6)	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Sample
TPS75701KC	ACTIVE	TO-220	KC	5	50	Green (RoHS & no Sb/Br)	CU SN	N / A for Pkg Type	-40 to 125	75701	Sample
TPS75701KCG3	ACTIVE	TO-220	KC	5	50	Green (RoHS & no Sb/Br)	CU SN	N / A for Pkg Type	-40 to 125	75701	Sample
TPS75701KTTR	ACTIVE	DDPAK/ TO-263	KTT	5	500	Green (RoHS & no Sb/Br)	CU SN	Level-2-260C-1 YEAR	-40 to 125	75701	Samples
TPS75701KTTRG3	ACTIVE	DDPAK/ TO-263	KTT	5	500	Green (RoHS & no Sb/Br)	CU SN	Level-2-260C-1 YEAR	-40 to 125	75701	Sample
TPS75701KTTT	ACTIVE	DDPAK/ TO-263	KTT	5	50	Green (RoHS & no Sb/Br)	CU SN	Level-2-260C-1 YEAR		75701	Samples
TPS75715KC	ACTIVE	TO-220	KC	5	50	Green (RoHS & no Sb/Br)	CU SN	N / A for Pkg Type	-40 to 125	75715	Samples
TPS75715KCG3	ACTIVE	TO-220	KC	5	50	Green (RoHS & no Sb/Br)	CU SN	N / A for Pkg Type	-40 to 125	75715	Samples
TPS75715KTTR	ACTIVE	DDPAK/ TO-263	KTT	5	500	Green (RoHS & no Sb/Br)	CU SN	Level-2-260C-1 YEAR	-40 to 125	75715	Samples
TPS75715KTTT	ACTIVE	DDPAK/ TO-263	KTT	5	50	Green (RoHS & no Sb/Br)	CU SN	Level-2-260C-1 YEAR		75715	Samples
TPS75718KC	ACTIVE	TO-220	KC	5	50	Green (RoHS & no Sb/Br)	CU SN	N / A for Pkg Type	-40 to 125	75718	Samples
TPS75718KTTR	ACTIVE	DDPAK/ TO-263	KTT	5	500	Green (RoHS & no Sb/Br)	CU SN	Level-2-260C-1 YEAR	-40 to 125	75718	Samples
TPS75718KTTRG3	ACTIVE	DDPAK/ TO-263	KTT	5	500	Green (RoHS & no Sb/Br)	CU SN	Level-2-260C-1 YEAR	-40 to 125	75718	Samples
TPS75718KTTT	ACTIVE	DDPAK/ TO-263	KTT	5	50	Green (RoHS & no Sb/Br)	CU SN	Level-2-260C-1 YEAR		75718	Samples
TPS75725KC	ACTIVE	TO-220	KC	5	50	Green (RoHS & no Sb/Br)	CU SN	N / A for Pkg Type	-40 to 125	75725	Samples
TPS75725KTTR	ACTIVE	DDPAK/ TO-263	KTT	5	500	Green (RoHS & no Sb/Br)	CU SN	Level-2-260C-1 YEAR	-40 to 125	75725	Samples
TPS75725KTTRG3	ACTIVE	DDPAK/ TO-263	KTT	5	500	Green (RoHS & no Sb/Br)	CU SN	Level-2-260C-1 YEAR	-40 to 125	75725	Samples
TPS75725KTTT	ACTIVE	DDPAK/ TO-263	KTT	5	50	Green (RoHS & no Sb/Br)	CU SN	Level-2-260C-1 YEAR		75725	Samples



PACKAGE OPTION ADDENDUM

15-Apr-2017

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TPS75725KTTTG3	ACTIVE	DDPAK/ TO-263	KTT	5	50	Green (RoHS & no Sb/Br)	CU SN	Level-2-260C-1 YEAR		75725	Samples
TPS75733KC	ACTIVE	TO-220	KC	5	50	Green (RoHS & no Sb/Br)	CU SN	N / A for Pkg Type	-40 to 125	75733	Samples
TPS75733KTTR	ACTIVE	DDPAK/ TO-263	KTT	5	500	Green (RoHS & no Sb/Br)	CU SN	Level-2-260C-1 YEAR	-40 to 125	75733	Samples
TPS75733KTTRG3	ACTIVE	DDPAK/ TO-263	KTT	5	500	Green (RoHS & no Sb/Br)	CU SN	Level-2-260C-1 YEAR	-40 to 125	75733	Samples
TPS75733KTTT	ACTIVE	DDPAK/ TO-263	KTT	5	50	Green (RoHS & no Sb/Br)	CU SN	Level-2-260C-1 YEAR		75733	Samples
TPS75733KTTTG3	ACTIVE	DDPAK/ TO-263	KTT	5	50	Green (RoHS & no Sb/Br)	CU SN	Level-2-260C-1 YEAR		75733	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free** (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.



PACKAGE OPTION ADDENDUM

15-Apr-2017

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.


Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 12-Feb-2016


TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers


QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS75701KTTR	DDPAK/ TO-263	KTT	5	500	330.0	24.4	10.6	15.6	4.9	16.0	24.0	Q2
TPS75701KTTT	DDPAK/ TO-263	KTT	5	50	330.0	24.4	10.6	15.6	4.9	16.0	24.0	Q2
TPS75715KTTR	DDPAK/ TO-263	KTT	5	500	330.0	24.4	10.6	15.6	4.9	16.0	24.0	Q2
TPS75715KTTT	DDPAK/ TO-263	KTT	5	50	330.0	24.4	10.6	15.6	4.9	16.0	24.0	Q2
TPS75718KTTR	DDPAK/ TO-263	KTT	5	500	330.0	24.4	10.6	15.6	4.9	16.0	24.0	Q2
TPS75718KTTT	DDPAK/ TO-263	KTT	5	50	330.0	24.4	10.6	15.6	4.9	16.0	24.0	Q2
TPS75725KTTR	DDPAK/ TO-263	KTT	5	500	330.0	24.4	10.6	15.6	4.9	16.0	24.0	Q2
TPS75725KTTT	DDPAK/ TO-263	KTT	5	50	330.0	24.4	10.6	15.6	4.9	16.0	24.0	Q2
TPS75733KTTR	DDPAK/ TO-263	KTT	5	500	330.0	24.4	10.6	15.6	4.9	16.0	24.0	Q2
TPS75733KTTT	DDPAK/ TO-263	KTT	5	50	330.0	24.4	10.6	15.6	4.9	16.0	24.0	Q2

www.ti.com 12-Feb-2016




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS75701KTTR	DDPAK/TO-263	KTT	5	500	367.0	367.0	45.0
TPS75701KTTT	DDPAK/TO-263	KTT	5	50	367.0	367.0	45.0
TPS75715KTTR	DDPAK/TO-263	KTT	5	500	367.0	367.0	45.0
TPS75715KTTT	DDPAK/TO-263	KTT	5	50	367.0	367.0	45.0
TPS75718KTTR	DDPAK/TO-263	KTT	5	500	367.0	367.0	45.0
TPS75718KTTT	DDPAK/TO-263	KTT	5	50	367.0	367.0	45.0
TPS75725KTTR	DDPAK/TO-263	KTT	5	500	367.0	367.0	45.0
TPS75725KTTT	DDPAK/TO-263	KTT	5	50	367.0	367.0	45.0
TPS75733KTTR	DDPAK/TO-263	KTT	5	500	367.0	367.0	45.0
TPS75733KTTT	DDPAK/TO-263	KTT	5	50	367.0	367.0	45.0



TO-220




NOTES:

- All controlling linear dimensions are in inches. Dimensions in brackets are in millimeters. Any dimension in brackets or parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 This drawing is subject to change without notice.
- 3. Shape may vary per different assembly sites.




TO-220



KTT (R-PSFM-G5)


PLASTIC FLANGE-MOUNT PACKAGE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion. Mold flash or protrusion not to exceed 0.005 (0,13) per side.
- Falls within JEDEC T0—263 variation BA, except minimum lead thickness, maximum seating height, and minimum body length.





NOTES: A.

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-SM-782 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release.

 Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.
- F. This package is designed to be soldered to a thermal pad on the board. Refer to the Product Datasheet for specific thermal information, via requirements, and recommended thermal pad size. For thermal pad sizes larger than shown a solder mask defined pad is recommended in order to maintain the solderable pad geometry while increasing copper area.



IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.