

**CY7C335**

## Universal Synchronous EPLD

### Features

- 100-MHz output registered operation
- Twelve I/O macrocells, each having:
  - Registered, three-state I/O pins
  - Input and output register clock select multiplexer
  - Feed back multiplexer
  - Output enable ( $\overline{OE}$ ) multiplexer
- Bypass on input and output registers
- All twelve macrocell state registers can be hidden
- User configurable I/O macrocells to implement JK or RS flip-flops and T or D registers
- Input multiplexer per pair of I/O macrocells allows I/O pin associated with a hidden macrocell state register to be saved for use as an input
- Four dedicated hidden registers
- Twelve dedicated registered inputs with individually programmable bypass option
- Three separate clocks—two input clocks, two output clocks
- Common (pin 14-controlled) or product term-controlled output enable for each I/O pin
- 256 product terms—32 per pair of macrocells, variable distribution
- Global, synchronous, product term-controlled, state register set and reset—inputs to product term are clocked by input clock

— 2-ns input set-up and 9-ns output register clock to output

— 10-ns input register clock to state register clock

- 28-pin, 300-mil DIP, LCC, PLCC
- Erasable and reprogrammable
- Programmable security bit

### Functional Description

The CY7C335 is a high-performance, erasable, programmable logic device (EPLD) whose architecture has been optimized to enable the user to easily and efficiently construct very high performance state machines.


The architecture of the CY7C335, consisting of the user-configurable output macrocell, bidirectional I/O capability, input registers, and three separate clocks, enables the user to design high-performance state machines that can communicate either with each other or with microprocessors over bidirectional parallel buses of user-definable widths.

The four clocks permit independent, synchronous state machines to be synchronized to each other.


The user-configurable macrocells enable the designer to designate JK-, RS-, T-, or D-type devices so that the number of product terms required to implement the logic is minimized.

The CY7C335 is available in a wide variety of packages including 28-pin, 300-mil plastic and ceramic DIPs, PLCCs, and LCCs.

### Logic Block Diagram



## Pin Configurations



## Selection Guide

|                                   |            | CY7C335-100 | CY7C335-83 | CY7C335-66 | CY7C335-50 |
|-----------------------------------|------------|-------------|------------|------------|------------|
| Maximum Operating Frequency (MHz) | Commercial | 100         | 83.3       | 66.6       | 50         |
|                                   | Military   |             | 83.3       | 66.6       | 50         |
| I <sub>CC1</sub> (mA)             | Commercial | 140         | 140        | 140        | 140        |
|                                   | Military   |             | 160        | 160        | 160        |

## Architecture Configuration Bits


The architecture configuration bits are used to program the multiplexers. The function of the architecture bits is outlined in *Table 1*.


**Table 1. Architecture Configuration Bits**

| Architecture Configuration Bit |                                               | Number of Bits                                          | Value          | Function                                                                         |
|--------------------------------|-----------------------------------------------|---------------------------------------------------------|----------------|----------------------------------------------------------------------------------|
| C0                             | Output Enable Select MUX                      | 12 Bits, 1 Per I/O Macrocell                            | 0—Virgin State | Output Enable Controlled by Product Term                                         |
|                                |                                               |                                                         | 1—Programmed   | Output Enable Controlled by Pin 14                                               |
| C1                             | State Register Feed Back MUX                  | 12 Bits, 1 Per I/O Macrocell                            | 0—Virgin State | State Register Output is Fed Back to Input Array                                 |
|                                |                                               |                                                         | 1—Programmed   | I/O Macrocell is Configured as an Input and Output of Input Path is Fed to Array |
| C2                             | I/O Macrocell Input Register Clock Select MUX | 12 Bits, 1 Per I/O Macrocell                            | 0—Virgin State | ICLK1 Controls the Input Register I/O Macrocell Input Register Clock Input       |
|                                |                                               |                                                         | 1—Programmed   | ICLK2 Controls the Input Register I/O Macrocell Input Register Clock Input       |
| C3                             | Input Register Bypass MUX—I/O Macrocell       | 12 Bits, 1 Per I/O Macrocell                            | 0—Virgin State | Selects Input to Feedback MUX from Input Register                                |
|                                |                                               |                                                         | 1—Programmed   | Selects Input to Feedback MUX from I/O pin                                       |
| C4                             | Output Register Bypass MUX                    | 12 Bits, 1 Per I/O Macrocell                            | 0—Virgin State | Selects Output from the State Register                                           |
|                                |                                               |                                                         | 1—Programmed   | Selects Output from the Array, Bypassing the State Register                      |
| C5                             | State Clock MUX                               | 16 Bits, 1 Per I/O Macrocell and 1 Per Hidden Macrocell | 0—Virgin State | State Clock 1 Controls the State Register                                        |
|                                |                                               |                                                         | 1—Programmed   | State Clock 2 Controls the State Register                                        |


**Table 1. Architecture Configuration Bits (continued)**

| Architecture Configuration Bit |                                           | Number of Bits                      | Value          | Function                                                                             |
|--------------------------------|-------------------------------------------|-------------------------------------|----------------|--------------------------------------------------------------------------------------|
| C6                             | Dedicated Input Register Clock Select MUX | 12 Bits, 1 Per Dedicated Input Cell | 0—Virgin State | ICLK1 Controls the Input Register I/O Macrocell Dedicated Input Register Clock Input |
|                                |                                           |                                     | 1—Programmed   | ICLK2 Controls the Input Register I/O Macrocell Dedicated Input Register Clock Input |
| C7                             | Input Register Bypass MUX—Input Cell      | 12 Bits, 1 Per Dedicated Input Cell | 0—Virgin State | Selects Input to Array from Input Register                                           |
|                                |                                           |                                     | 1—Programmed   | Selects Input to Array from Input Pin                                                |
| C8                             | ICLK2 Select MUX                          | 1 Bit                               | 0—Virgin State | Input Clock 2 Controlled by Pin 2                                                    |
|                                |                                           |                                     | 1—Programmed   | Input Clock 2 Controlled by Pin 3                                                    |
| C9                             | ICLK1 Select MUX                          | 1 Bit                               | 0—Virgin State | Input Clock 1 Controlled by Pin 2                                                    |
|                                |                                           |                                     | 1—Programmed   | Input Clock 1 Controlled by Pin 1                                                    |
| C10                            | SCLK2 Select MUX                          | 1 Bit                               | 0—Virgin State | State Clock 2 Grounded                                                               |
|                                |                                           |                                     | 1—Programmed   | State Clock 2 Controlled by Pin 3                                                    |
| CX (11–16)                     | I/O Macrocell Pair Input Select MUX       | 6 Bits, 1 Per I/O Macrocell Pair    | 0—Virgin State | Selects Data from I/O Macrocell Input Path of Macrocell A of Macrocell Pair          |
|                                |                                           |                                     | 1—Programmed   | Selects Data from I/O Macrocell Input Path of Macrocell B of Macrocell Pair          |



**Figure 1. CY7C335 Input Macrocell**



**Figure 2. CY7C335 Input/Output Macrocell**



**Figure 3. CY7C335 Hidden Macrocell**



**Figure 4. CY7C335 Input Clocking Scheme**

## Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)

Storage Temperature ..... -65°C to +150°C

Ambient Temperature with  
Power Applied..... -55°C to +125°C

Supply Voltage to Ground Potential  
(Pin 22 to Pins 8 and 21) ..... -0.5V to +7.0V

DC Voltage Applied to Outputs  
in High Z State ..... -0.5V to +7.0V

DC Input Voltage..... -3.0V to +7.0V

Output Current into Outputs (Low)..... 12 mA

Static Discharge Voltage ..... >2001V  
(per MIL-STD-883, Method 3015)

Latch-Up Current..... >200 mA

DC Programming Voltage..... 13.0V

## Operating Range

| Range                   | Ambient Temperature | V <sub>CC</sub> |
|-------------------------|---------------------|-----------------|
| Commercial              | 0°C to +75°C        | 5V ± 10%        |
| Industrial              | -40°C to +85°C      | 5V ± 10%        |
| Military <sup>[1]</sup> | -55°C to +125°C     | 5V ± 10%        |

## Electrical Characteristics Over the Operating Range<sup>[2]</sup>





| Parameter        | Description                                      | Test Conditions                                                                                                                      |                           |         | Min. | Max. | Unit |
|------------------|--------------------------------------------------|--------------------------------------------------------------------------------------------------------------------------------------|---------------------------|---------|------|------|------|
| V <sub>OH</sub>  | Output HIGH Voltage                              | V <sub>CC</sub> = Min.,<br>V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>                                                      | I <sub>OH</sub> = -3.2 mA | Com'l   | 2.4  |      | V    |
|                  |                                                  |                                                                                                                                      |                           | Mil/Ind |      |      |      |
| V <sub>OL</sub>  | Output LOW Voltage                               | V <sub>CC</sub> = Min.,<br>V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>                                                      | I <sub>OL</sub> = 12 mA   | Com'l   |      | 0.5  | V    |
|                  |                                                  |                                                                                                                                      |                           | Mil/Ind |      |      |      |
| V <sub>IH</sub>  | Input HIGH Level                                 | Guaranteed Input Logical HIGH Voltage for All Inputs <sup>[3]</sup>                                                                  |                           |         | 2.2  |      | V    |
| V <sub>IL</sub>  | Input LOW Level                                  | Guaranteed Input Logical LOW Voltage for All Inputs <sup>[3]</sup>                                                                   |                           |         |      | 0.8  | V    |
| I <sub>IX</sub>  | Input Leakage Current                            | V <sub>SS</sub> ≤ V <sub>IN</sub> ≤ V <sub>CC</sub> , V <sub>CC</sub> = Max.                                                         |                           |         | -10  | 10   | μA   |
| I <sub>OZ</sub>  | Output Leakage Current                           | V <sub>CC</sub> = Max., V <sub>SS</sub> ≤ V <sub>OUT</sub> ≤ V <sub>CC</sub>                                                         |                           |         | -40  | 40   | μA   |
| I <sub>SC</sub>  | Output Short Circuit Current                     | V <sub>CC</sub> = Max., V <sub>OUT</sub> = 0.5V <sup>[4, 5]</sup>                                                                    |                           |         | -30  | -90  | mA   |
| I <sub>CC1</sub> | Standby Power Supply Current                     | V <sub>CC</sub> = Max., V <sub>IN</sub> = GND<br>Outputs Open                                                                        | Com'l                     |         |      | 140  | mA   |
|                  |                                                  |                                                                                                                                      | Mil/Ind                   |         |      | 160  | mA   |
| I <sub>CC2</sub> | Power Supply Current at Frequency <sup>[5]</sup> | V <sub>CC</sub> = Max.,<br>Outputs Disabled (in High Z State),<br>Device Operating at f <sub>MAX</sub> External (f <sub>MAX5</sub> ) | Com'l                     |         |      | 180  | mA   |
|                  |                                                  |                                                                                                                                      | Mil/Ind                   |         |      | 200  | mA   |

## Capacitance<sup>[5]</sup>

| Parameter        | Description        | Test Conditions                     | Min. | Max. | Unit |
|------------------|--------------------|-------------------------------------|------|------|------|
| C <sub>IN</sub>  | Input Capacitance  | V <sub>IN</sub> = 2.0V @ f = 1 MHz  |      | 10   | pF   |
| C <sub>OUT</sub> | Output Capacitance | V <sub>OUT</sub> = 2.0V @ f = 1 MHz |      | 10   | pF   |

### Notes:

1. t<sub>A</sub> is the "instant on" case temperature.
2. See the last page of this specification for Group A subgroup testing information.
3. These are absolute values with respect to device ground and all overshoots due to system or tester noise are included.
4. Not more than one output should be tested at a time. Duration of the short circuit should not be more than one second. V<sub>OUT</sub> = 0.5V has been chosen to avoid test problems caused by ground degradation.
5. Tested initially and after any design or process changes that may affect these parameters.

**AC Test Loads and Waveforms (Commercial)**

**(c) Thévenin Equivalent (Load 1)**

**(d) Three-state Delay Load (Load2)**

| Parameter     | $V_X$    | Output Waveform Measurement Level |
|---------------|----------|-----------------------------------|
| $t_{PXZ} (-)$ | 1.5V     | $V_{OH}$ 0.5V $V_X$ C335-12       |
| $t_{PXZ} (+)$ | 2.6V     | $V_{OL}$ 0.5V $V_X$ C335-13       |
| $t_{PZX} (+)$ | $V_{th}$ | $V_X$ 0.5V $V_{OH}$ C335-14       |
| $t_{PZX} (-)$ | $V_{th}$ | $V_X$ 0.5V $V_{OL}$ C335-15       |
| $t_{CER} (-)$ | 1.5V     | $V_{OH}$ 0.5V $V_X$ C335-16       |
| $t_{CER} (+)$ | 2.6V     | $V_{OL}$ 0.5V $V_X$ C335-17       |
| $t_{CEA} (+)$ | $V_{th}$ | $V_X$ 0.5V $V_{OH}$ C335-18       |
| $t_{CEA} (-)$ | $V_{th}$ | $V_X$ 0.5V $V_{OL}$ C335-19       |

**Figure 5. Test Waveforms**

**Commercial AC Characteristics**

| Parameter                                 | Description                                                                                                                                                                            | 7C335-100 |      | 7C335-83 |      | 7C335-66 |      | 7C335-50 |      | Unit |
|-------------------------------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-----------|------|----------|------|----------|------|----------|------|------|
|                                           |                                                                                                                                                                                        | Min.      | Max. | Min.     | Max. | Min.     | Max. | Min.     | Max. |      |
| Combinatorial Mode Parameters             |                                                                                                                                                                                        |           |      |          |      |          |      |          |      |      |
| t <sub>PD</sub>                           | Input to Output Propagation Delay                                                                                                                                                      |           | 15   |          | 15   |          | 20   |          | 25   | ns   |
| t <sub>EA</sub>                           | Input to Output Enable                                                                                                                                                                 |           | 15   |          | 15   |          | 20   |          | 25   | ns   |
| t <sub>ER</sub>                           | Input to Output Disable                                                                                                                                                                |           | 15   |          | 15   |          | 20   |          | 25   | ns   |
| Input Registered Mode Parameters          |                                                                                                                                                                                        |           |      |          |      |          |      |          |      |      |
| t <sub>WH</sub>                           | Input and Output Clock Width HIGH <sup>[5]</sup>                                                                                                                                       | 4         |      | 5        |      | 6        |      | 8        |      | ns   |
| t <sub>WL</sub>                           | Input and Output Clock Width LOW <sup>[5]</sup>                                                                                                                                        | 4         |      | 5        |      | 6        |      | 8        |      | ns   |
| t <sub>IS</sub>                           | Input or Feedback Set-Up Time to Input Clock                                                                                                                                           | 2         |      | 2        |      | 2        |      | 3        |      | ns   |
| t <sub>IH</sub>                           | Input Register Hold Time from Input Clock                                                                                                                                              | 2         |      | 2        |      | 2        |      | 3        |      | ns   |
| t <sub>ICO</sub>                          | Input Register Clock to Output Delay                                                                                                                                                   |           | 18   |          | 18   |          | 20   |          | 25   | ns   |
| t <sub>IOH</sub>                          | Output Data Stable Time from Input Clock                                                                                                                                               | 3         |      | 3        |      | 3        |      | 3        |      | ns   |
| t <sub>IOH</sub> – t <sub>IH</sub><br>33x | Output Data Stable from Input Clock Minus Input Register Hold Time for 7C335 <sup>[6]</sup>                                                                                            | 0         |      | 0        |      | 0        |      | 0        |      | ns   |
| t <sub>PZX</sub>                          | Pin 14 Enable to Output Enabled                                                                                                                                                        |           | 12   |          | 12   |          | 15   |          | 20   | ns   |
| t <sub>PXZ</sub>                          | Pin 14 Disable to Output Disabled                                                                                                                                                      |           | 12   |          | 12   |          | 15   |          | 20   | ns   |
| f <sub>MAX1</sub>                         | Maximum Frequency of (2) CY7C335s in Input Registered Mode (Lowest of 1/(t <sub>ICO</sub> + t <sub>IS</sub> ) & 1/(t <sub>WL</sub> + t <sub>WH</sub> )) <sup>[5]</sup>                 | 50        |      | 50       |      | 45.4     |      | 35.7     |      | MHz  |
| f <sub>MAX2</sub>                         | Maximum Frequency Data Path in Input Registered Mode (Lowest of (1/(t <sub>ICO</sub> ), 1/(t <sub>WH</sub> + t <sub>WL</sub> ), 1/(t <sub>IS</sub> + t <sub>IH</sub> )) <sup>[5]</sup> | 55.5      |      | 55.5     |      | 50       |      | 40       |      | MHz  |
| t <sub>ICEA</sub>                         | Input Clock to Output Enabled                                                                                                                                                          |           | 17   |          | 17   |          | 20   |          | 25   | ns   |
| t <sub>ICER</sub>                         | Input Clock to Output Disabled                                                                                                                                                         |           | 15   |          | 15   |          | 20   |          | 25   | ns   |
| Output Registered Mode Parameters         |                                                                                                                                                                                        |           |      |          |      |          |      |          |      |      |
| t <sub>CEA</sub>                          | Output Clock to Output Enabled <sup>[5]</sup>                                                                                                                                          |           | 17   |          | 17   |          | 20   |          | 25   | ns   |
| t <sub>CER</sub>                          | Output Clock to Output Disabled <sup>[5]</sup>                                                                                                                                         |           | 15   |          | 15   |          | 20   |          | 25   | ns   |
| t <sub>S</sub>                            | Output Register Input Set-Up Time from Output Clock                                                                                                                                    | 8         |      | 9        |      | 12       |      | 15       |      | ns   |
| t <sub>H</sub>                            | Output Register Input Hold Time from Output Clock                                                                                                                                      | 0         |      | 0        |      | 0        |      | 0        |      | ns   |
| t <sub>CO</sub>                           | Output Register Clock to Output Delay                                                                                                                                                  |           | 9    |          | 10   |          | 12   |          | 15   | ns   |
| t <sub>CO2</sub>                          | Input Output Register Clock or Latch Enable to Combinatorial Output Delay (Through Logic Array) <sup>[5]</sup>                                                                         |           | 17   |          | 18   |          | 23   |          | 30   | ns   |
| t <sub>OH</sub>                           | Output Data Stable Time from Output Clock                                                                                                                                              | 2         |      | 2        |      | 2        |      | 2        |      | ns   |
| t <sub>OH2</sub>                          | Output Data Stable Time From Output Clock (Through Memory Array) <sup>[5]</sup>                                                                                                        | 3         |      | 3        |      | 3        |      | 3        |      | ns   |
| t <sub>OH2</sub> – t <sub>IH</sub>        | Output Data Clock Stable Time From Output Clock Minus Input Register Hold Time <sup>[5]</sup>                                                                                          | 0         |      | 0        |      | 0        |      | 0        |      | ns   |
| f <sub>MAX3</sub>                         | Maximum Frequency with Internal Feedback in Output Registered Mode <sup>[5]</sup>                                                                                                      | 100       |      | 83.3     |      | 66.6     |      | 50       |      | MHz  |
| f <sub>MAX4</sub>                         | Maximum Frequency of (2) CY7C335s in Output Registered Mode (Lowest of 1/(t <sub>CO</sub> + t <sub>S</sub> ) & 1/(t <sub>WL</sub> + t <sub>WH</sub> )) <sup>[5]</sup>                  | 58.8      |      | 50       |      | 41.6     |      | 33.3     |      | MHz  |
| f <sub>MAX5</sub>                         | Maximum Frequency Data Path in Output Registered Mode (Lowest of 1/(t <sub>CO</sub> ), 1/(t <sub>WL</sub> + t <sub>WH</sub> ), 1/(t <sub>S</sub> + t <sub>H</sub> )) <sup>[5]</sup>    | 111       |      | 100      |      | 83.3     |      | 62.5     |      | MHz  |
| t <sub>OH</sub> – t <sub>IH</sub><br>33x  | Output Data Stable from Output Clock Minus Input Register Hold Time for 7C335 <sup>[6]</sup>                                                                                           | 0         |      | 0        |      | 0        |      | 0        |      | ns   |

**Commercial AC Characteristics** (continued)

| Parameter                 | Description                                                                                                                                                                             | 7C335-100 |      | 7C335-83 |      | 7C335-66 |      | 7C335-50 |      | Unit |
|---------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-----------|------|----------|------|----------|------|----------|------|------|
|                           |                                                                                                                                                                                         | Min.      | Max. | Min.     | Max. | Min.     | Max. | Min.     | Max. |      |
| Pipelined Mode Parameters |                                                                                                                                                                                         |           |      |          |      |          |      |          |      |      |
| t <sub>COS</sub>          | Input Clock to Output Clock                                                                                                                                                             | 10        |      | 12       |      | 15       |      | 20       |      | ns   |
| f <sub>MAX6</sub>         | Maximum Frequency Pipelined Mode (Lowest of 1/(t <sub>COS</sub> ), 1/(t <sub>CO</sub> ), 1/(t <sub>WL</sub> + t <sub>WH</sub> ), 1/(t <sub>IS</sub> + t <sub>IH</sub> )) <sup>[5]</sup> | 100       |      | 83.3     |      | 66.6     |      | 50       |      | MHz  |
| f <sub>MAX7</sub>         | Maximum Frequency of (2) CY7C335s in Pipelined Mode (Lowest of 1/(t <sub>CO</sub> + t <sub>IS</sub> ) or 1/t <sub>COS</sub> )                                                           | 90.9      |      | 83.3     |      | 66.6     |      | 50       |      | MHz  |
| Power-Up Reset Parameters |                                                                                                                                                                                         |           |      |          |      |          |      |          |      |      |
| t <sub>POR</sub>          | Power-Up Reset Time <sup>[5, 7]</sup>                                                                                                                                                   |           | 1    |          | 1    |          | 1    |          | 1    | μs   |

**Military/Industrial AC Characteristics**

| Parameter                              | Description                                                                                                                                                                            | 7C335–83 |      | 7C335–66 |      | Unit |
|----------------------------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|----------|------|----------|------|------|
|                                        |                                                                                                                                                                                        | Min.     | Max. | Min.     | Max. |      |
| Combinatorial Mode Parameters          |                                                                                                                                                                                        |          |      |          |      |      |
| t <sub>PD</sub>                        | Input to Output Propagation Delay                                                                                                                                                      |          | 20   |          | 20   | ns   |
| t <sub>EA</sub>                        | Input to Output Enable                                                                                                                                                                 |          | 20   |          | 20   | ns   |
| t <sub>ER</sub>                        | Input to Output Disable                                                                                                                                                                |          | 20   |          | 20   | ns   |
| Input Registered Mode Parameters       |                                                                                                                                                                                        |          |      |          |      |      |
| t <sub>WH</sub>                        | Input and Output Clock Width HIGH <sup>[5]</sup>                                                                                                                                       | 5        |      | 6        |      | ns   |
| t <sub>WL</sub>                        | Input and Output Clock Width LOW <sup>[5]</sup>                                                                                                                                        | 5        |      | 6        |      | ns   |
| t <sub>IS</sub>                        | Input or Feedback Set-Up Time to Input Clock                                                                                                                                           | 3        |      | 3        |      | ns   |
| t <sub>IH</sub>                        | Input Register Hold Time from Input Clock                                                                                                                                              | 3        |      | 3        |      | ns   |
| t <sub>ICO</sub>                       | Input Register Clock to Output Delay                                                                                                                                                   |          | 23   |          | 23   | ns   |
| t <sub>IOH</sub>                       | Output Data Stable Time from Input Clock                                                                                                                                               | 3        |      | 3        |      | ns   |
| t <sub>IOH</sub> – t <sub>IH</sub> 33x | Output Data Stable from Input Clock Minus Input Register Hold Time for 7C335 <sup>[6]</sup>                                                                                            | 0        |      | 0        |      | ns   |
| t <sub>PZX</sub>                       | Pin 14 Enable to Output Enabled                                                                                                                                                        |          | 15   |          | 15   | ns   |
| t <sub>PXZ</sub>                       | Pin 14 Disable to Output Disabled                                                                                                                                                      |          | 15   |          | 15   | ns   |
| f <sub>MAX1</sub>                      | Maximum Frequency of (2) CY7C335s in Input Registered Mode (Lowest of 1/(t <sub>ICO</sub> + t <sub>IS</sub> ) & 1/(t <sub>WL</sub> + t <sub>WH</sub> )) <sup>[5]</sup>                 | 38.4     |      | 38.4     |      | MHz  |
| f <sub>MAX2</sub>                      | Maximum Frequency Data Path in Input Registered Mode (Lowest of (1/(t <sub>ICO</sub> ), 1/(t <sub>WH</sub> + t <sub>WL</sub> ), 1/(t <sub>IS</sub> + t <sub>IH</sub> )) <sup>[5]</sup> | 43.4     |      | 43.4     |      | MHz  |
| t <sub>ICEA</sub>                      | Input Clock to Output Enabled                                                                                                                                                          |          | 20   |          | 20   | ns   |
| t <sub>ICER</sub>                      | Input Clock to Output Disabled                                                                                                                                                         |          | 20   |          | 20   | ns   |
| Output Registered Mode Parameters      |                                                                                                                                                                                        |          |      |          |      |      |
| t <sub>CEA</sub>                       | Output Clock to Output Enabled <sup>[5]</sup>                                                                                                                                          |          | 20   |          | 20   | ns   |
| t <sub>CER</sub>                       | Output Clock to Output Disabled <sup>[5]</sup>                                                                                                                                         |          | 20   |          | 20   | ns   |
| t <sub>S</sub>                         | Output Register Input Set-Up Time to Output Clock                                                                                                                                      | 10       |      | 12       |      | ns   |
| t <sub>H</sub>                         | Output Register Input Hold Time from Output Clock                                                                                                                                      | 0        |      | 0        |      | ns   |
| t <sub>CO</sub>                        | Output Register Clock to Output Delay                                                                                                                                                  |          | 11   |          | 12   | ns   |
| t <sub>CO2</sub>                       | Output Register Clock or Latch Enable to Combinatorial Output Delay (Through Logic Array) <sup>[5]</sup>                                                                               |          | 22   |          | 23   | ns   |


**Notes:**

- This specification is intended to guarantee interface compatibility of the other members of the CY7C330 family with the CY7C335. This specification is met for the devices operating at the same ambient temperature and at the same power supply voltage.
- This part has been designed with the capability to reset during system power-up. Following power-up, the input and output registers will be reset to a logic LOW state. The output state will depend on how the array is programmed.

**Military/Industrial AC Characteristics** (continued)


| Parameter                        | Description                                                                                                                              | 7C335-83 |      | 7C335-66 |      | Unit    |
|----------------------------------|------------------------------------------------------------------------------------------------------------------------------------------|----------|------|----------|------|---------|
|                                  |                                                                                                                                          | Min.     | Max. | Min.     | Max. |         |
| $t_{OH}$                         | Output Data Stable Time from Output Clock                                                                                                | 2        |      | 2        |      | ns      |
| $t_{OH2}$                        | Output Data Stable Time From Output Clock (Through Memory Array) <sup>[5]</sup>                                                          | 3        |      | 3        |      | ns      |
| $t_{OH2}-t_{IH}$                 | Output Data Clock Stable Time From Output Clock Minus Input Register Hold Time <sup>[5]</sup>                                            | 0        |      | 0        |      | ns      |
| $f_{MAX3}$                       | Maximum Frequency with Internal Feedback in Output Registered Mode <sup>[5]</sup>                                                        | 83.3     |      | 66.6     |      | MHz     |
| $f_{MAX4}$                       | Maximum Frequency of (2) CY7C335s in Output Registered Mode (Lower of $1/(t_{CO} + t_S)$ & $1/(t_{WL} + t_{WH})$ ) <sup>[5]</sup>        | 47.6     |      | 41.6     |      | MHz     |
| $f_{MAX5}$                       | Maximum Frequency Data Path in Output Registered Mode (Lowest of $1/(t_{CO})$ , $1/(t_{WL} + t_{WH})$ , $1/(t_S + t_H)$ ) <sup>[5]</sup> | 90.9     |      | 83.3     |      | MHz     |
| $t_{OH} - t_{IH}$<br>33x         | Output Data Stable from Output Clock Minus Input Register Hold Time for 7C335 <sup>[6]</sup>                                             | 0        |      | 0        |      | ns      |
| <b>Pipelined Mode Parameters</b> |                                                                                                                                          |          |      |          |      |         |
| $t_{COS}$                        | Input Clock to Output Clock                                                                                                              | 12       |      | 15       |      | ns      |
| $f_{MAX6}$                       | Maximum Frequency Pipelined Mode (Lowest of $1/(t_{COS})$ , $1/(t_{IS})$ , or $1/(t_{CO})$ , $1/(t_{IS} + t_{IH})$ ) <sup>[5]</sup>      | 83.3     |      | 66.6     |      | MHz     |
| $f_{MAX7}$                       | Maximum Frequency of (2) CY7C335s in Pipelined Mode (Lowest of $1/(t_{CO} + t_{IS})$ or $1/t_{COS}$ )                                    | 71.4     |      | 66.6     |      | MHz     |
| <b>Power-Up Reset Parameters</b> |                                                                                                                                          |          |      |          |      |         |
| $t_{POR}$                        | Power-Up Reset Time <sup>[5, 7]</sup>                                                                                                    |          | 1    |          | 1    | $\mu$ s |

## Switching Waveform




C335-20


## Power-Up Reset Waveform<sup>[7]</sup>



C335-21

**Block Diagram (Page 1 of 2)**


Block Diagram (Page 2 of 2)



## Ordering Information

| $f_{\text{MAX}}$<br>(MHz) | $I_{\text{CC1}}$<br>(mA) | Ordering Code | Package Name | Package Type                          | Operating Range |
|---------------------------|--------------------------|---------------|--------------|---------------------------------------|-----------------|
| 100                       | 140                      | CY7C335–100WC | W22          | 28-Lead (300-Mil) Windowed CerDIP     | Commercial      |
| 83.3                      | 160                      | CY7C335–83LMB | L64          | 28-Square Leadless Chip Carrier       | Military        |
|                           |                          | CY7C335–83QMB | Q64          | 28-Pin Windowed Leadless Chip Carrier |                 |
|                           |                          | CY7C335–83WMB | W22          | 28-Lead (300-Mil) Windowed CerDIP     |                 |
|                           | 140                      | CY7C335–83HC  | H64          | 28-Pin Windowed Leaded Chip Carrier   | Commercial      |
|                           |                          | CY7C335–83JC  | J64          | 28-Lead Plastic Leaded Chip Carrier   |                 |
|                           |                          | CY7C335–83WC  | W22          | 28-Lead (300-Mil) Windowed CerDIP     |                 |
| 66.6                      | 160                      | CY7C335–66QMB | Q64          | 28-Pin Windowed Leadless Chip Carrier | Military        |
|                           | 140                      | CY7C335–66HC  | H64          | 28-Pin Windowed Leaded Chip Carrier   | Commercial      |
|                           |                          | CY7C335–66JC  | J64          | 28-Lead Plastic Leaded Chip Carrier   |                 |
|                           |                          | CY7C335–66PC  | P21          | 28-Lead (300-Mil) Molded DIP          |                 |
|                           |                          | CY7C335–66WC  | W22          | 28-Lead (300-Mil) Windowed CerDIP     |                 |
|                           | 140                      | CY7C335–50JC  | J64          | 28-Lead Plastic Leaded Chip Carrier   | Commercial      |
|                           |                          | CY7C335–50PC  | P21          | 28-Lead (300-Mil) Molded DIP          |                 |

## MILITARY SPECIFICATIONS

### Group A Subgroup Testing

### DC Characteristics

| Parameter       | Subgroups |
|-----------------|-----------|
| $V_{\text{OH}}$ | 1, 2, 3   |
| $V_{\text{OL}}$ | 1, 2, 3   |
| $V_{\text{IH}}$ | 1, 2, 3   |
| $V_{\text{IL}}$ | 1, 2, 3   |
| $I_{\text{IX}}$ | 1, 2, 3   |
| $I_{\text{OZ}}$ | 1, 2, 3   |
| $I_{\text{CC}}$ | 1, 2, 3   |


### Switching Characteristics

| Parameter        | Subgroups |
|------------------|-----------|
| $t_{\text{PD}}$  | 9, 10, 11 |
| $t_{\text{ICO}}$ | 9, 10, 11 |
| $t_{\text{IS}}$  | 9, 10, 11 |
| $t_{\text{CO}}$  | 9, 10, 11 |
| $t_{\text{S}}$   | 9, 10, 11 |
| $t_{\text{H}}$   | 9, 10, 11 |
| $t_{\text{COS}}$ | 9, 10, 11 |


Document #: 38–00186–D

**Package Diagrams**


**28-Lead (300-Mil) CerDIP D22**  
MIL-STD-1835 D-15 Config.A




**28-Lead Plastic Leaded Chip Carrier J64**





**28-Square Leadless Chip Carrier L64**  
MIL-STD-1835 C-4



**28-Pin Windowed Leadless Chip Carrier Q64**  
MIL-STD-1835 C-4



**Package Diagrams (continued)**
**28-Pin Windowed Leaded Chip Carrier H64**


**Package Diagrams (continued)**
**28-Lead (300-Mil) Molded DIP P21**

**28-Lead (300-Mil) Windowed CerDIP W22**

MIL-STD-1835 D-15Config.A

