- 3-State Outputs Drive Bus Lines Directly
- Encodes 8 Data Lines to 3-Line Binary (Octal)
- Applications Include:

 N-Bit Encoding
 Code Converters and Generators
- Typical Data Delay . . . 15 ns
- Typical Power Dissipation . . . 60 mW

description

These TTL encoders feature priority decoding of the inputs to ensure that only the highest-order data line is encoded. The 'LS348 circuits encode eight data lines to three-line (4-2-1) binary (octal). Cascading circuitry (enable input E1 and enable output E0) has been provided to allow octal expansion. Outputs A0, A1, and A2 are implemented in three-state logic for easy expansion up to 64 lines without the need for external circuitry. See Typical Application Data.

FUNCTION TABLE


INPUTS							Ol	JTPU	TS					
EI	0	1	2	3	4	5	6	7	A2 A1 A0 GS EO					
Н	Х	Х	Χ	Х	Χ	X	X	Х	Z	Z	Z	Н	Н	
L	Н	Н	Н	Н	Н	Н	Н	Н	z	Z	Z	н	L	
L	Х	Х	Х	Х	Х	Χ	Х	L	L	L	L	L	н	
L	Х	Х	Χ	Х	Х	Х	L	Н	L	L	Н	L	н	
L	Х	Х	Χ	X	Х	L	Н	Н	L	Н	L	L	н	
L	Х	Х	Χ	Х	L	Н	Н	Н	L	Н	Н	L	н	
L	Ý	Х	Х	L	Н	Н	Н	Н	н	L	L	L	н	
L	Х	Х	L	Н	Н	Н	Н	Н	н	L	Н	L	н	
L	Х	L	Н	H	Н	Н	Н	Н	н	Н	L	L	н	
L	L	Н	Н	Н	H	Н	Н	Н	Н	Н	Н	L	н	

H = high logic level, L = low logic level, X = irrelevant

SN54LS348 . . . J OR W PACKAGE SN74LS348 . . . D OR N PACKAGE (TOP VIEW)


4 🗆	1	U ₁₆	□ vcc
5 🗌	2	15	EO
6 🗌	3	14	GS
7 🛚	4	13]3
E1 🛚	5	12]2
A2 [6	11] 1
A1 🗌	7	10	0
GND [8	9] AO

SN54LS348 . . . FK PACKAGE (TOP VIEW)



NC - No internal connection

logic symbol[†]




[†]This symbol is in accordance with ANSI/IEEE Std. 91-1984 and IEC Publication 617-12.

Pin numbers shown are for D, J, N, and W packages.




Z = high-impedance state

logic diagram (positive logic)



Pin numbers shown are for D, J, N, and W packages.

schematic of inputs and outputs





SDLS161 - OCTOBER 1976 - REVISED MARCH 1988

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note 1)		٧
Input voltage		٧
Operating free-air temperature range:	SN54LS348	°C
	N74LS348	°C
Storage temperature range		°C

NOTE 1: Voltage values are with respect to network ground terminal.

recommended operating conditions

	·	SI	V54LS 3	48	Si			
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Supply voltage, V _{CC}		4.5	5	5.5	4.75	5	5,25	V
High-level output ourrant Leve	A0, A1, A2			-1			-2.6	mA
High-level output current, IOH	EO, GS			-400			-400	μΑ
Low-level output current, IOI	A0, A1, A2			12			24	mA
	EO, GS			4			8	mA
Operating free-air temperature, TA		-55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER			TEST CO	SN	154LS3	48	SN74LS348			415117	
	TARAMETER	TEST COI	MIN	TYP‡	MAX	MIN	TYP‡	MAX	UNI.		
VIH High-level input voltage					2			2			V
V _{1L} Low-level input voltage						**	0.7			0.8	V
VIK	Input clamp voltage	V _{CC} = MIN,	I ₁ = -18 mA			-1.5			-1.5	V	
.,	High-level	A0, A1, A2	V _{CC} = MIN,	I _{OH} = -1 mA	2.4	3.1					
VOH	output voltage		V _{IH} = 2 V,	I _{OH} = -2.6 mA				2.4	3,1		V
		EO, GS	VIL = VILmax	I _{OH} = -400 μA	2.5	3.4		2.7	3.4		
		A0, A1, A2	V _{CC} = MIN,	I _{OL} = 12 mA		0.25	0.4		0.25	0.4	
VOL	Low-level		V _{IH} = 2 V, V _{IL} = V _{IL} max	OL = 24 mA				0,35	0.5	V	
OL	Output voltage	EO, GS		¹ OL = 4 mA		0.25	0.4		0.25	0.4	
				I _{OL} = 8 mA					0,35	0.5	
loz	Off-State (high-impedance	A0, A1, A2	V _{CC} = MAX,	V _O = 2.7 V			20			20	
102	state) output current	A0, A1, A2	V _{IH} = 2 V	V _O = 0.4 V			-20			-20	μ/
11	Input current at maximum	Inputs 1 thru 7	V 1440 V				0.2			0.2	
'1	input voltage	All other inputs	V _{CC} = MAX,	V = / V			0.1			0.1	mA
ин	High-level input current	Inputs 1 thru 7	V 446V				40			40	Ι.
чн	riigii-level iriput current	All other inputs	V _{CC} = MAX,	V ₁ = 2.7 V			20			20	μA
111	Low-level input current	Inputs 1 thru 7	.,				-0.8			-0.8	
'11	Low-level input current	All other inputs	V _{CC} = MAX,	V = 0.4 V			-0.4			-0.4	m.
los	Short-circuit output current §	Outputs A0, A1, A2	V MAY		-30		-130	-30		-130	T
.02	onore oneuri output current o	Outputs EO, GS	V _{CC} = MAX		-20		-100	-20		-100	m
Icc	Supply current		V _{CC} = MAX,	Condition 1		13	25		13	25	
.00	ouppry current	See Note 2	Condition 2		12	23		12	23	m	

For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

NOTE 2: ICC (condition 1) is measured with inputs 7 and EI grounded, other inputs and outputs open. ICC (condition 2) is measured with all inputs and outputs open.



 $^{^{\}ddagger}$ All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}$ C.

[§]Not more than one output should be shorted at a time.

SN54LS348, SN74LS348 (TIM9908) 8-LINE TO 3-LINE PRIORITY ENCODERS **WITH 3-STATE OUTPUTS**

SDLS161 - OCTOBER 1976 - REVISED MARCH 1988

switching characteristics, $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ} \text{ C}$

PARAMETER [†]	FROM (INPUT)	TO (OUTPUT)	WAVEFORM	TEST CONDITIONS	MIN	TYP	MAX	UNIT
ФLН	1 thru 7	A0, A1, or A2	In-phase		111	11	17	ns
tPHL.	1 11114 /	A0, A1, 01 A2	output	C. = 45 = 5		20	30	112
ФLН	1 thru 7	A0, A1, or A2	Out-of-phase	C _L ≈ 45 pF,		23	35	
tPHL	1 thru /	AU, A1, 01 A2	output	R _L = 667 Ω, See Note 3	23	35	ns	
ФZН	Et	A0, A1, or A2		See 14016 2		25	39	ns
ΨZL] '	70, 71, 01 72				24	41] ""
tPLH	0 thru 7	EO	Out-of-phase			11	18	ns
tPHL			output	C _L = 15 pF R _L = 2 kΩ, See Note 3		26	40	
tPLH		GS	In-phase			38	55	a ns
tPHL	O and /	Output	output			9	21	
tPLH	EI		In-phase		11	17		
tPHL	1 -	43	output			14	36	ns
ФLН	EI	EO	In-phase			17	26	
tPHL	1 "		output	:		25	40	ns
^t PHZ	EI	A0, A1, or A2		CL = 5 pF		18	27	
tPLZ		70, 71, 01 72		R _L = 667 Ω		23	35	ns

[†] tpLH = propagation delay time, low-to-high-level output

NOTE 3: Load circuits and voltage waveforms are shown in Section 1.

TYPICAL APPLICATION DATA




FIGURE 1-PRIORITY ENCODER WITH UP TO 64 INPUTS.



tpHL = propagation delay time, high-to-low-level output

tpzH = output enable time to high level

tpzL = output enable time to low level

tpHZ = output disable time from high level

tpLZ = output disable time from low level

IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1999, Texas Instruments Incorporated