

HD74LS221

Dual Monostable Multivibrators

REJ03D0458-0300

Rev.3.00

Jul.15.2005

This multivibrator features a negative-transition-triggered input and a positive-transition-triggered input either of which can be used as an inhibit input. Pulse triggering occurs at a particular voltage level and is not directly related to the transition time of the input pulse. Schmitt-trigger input circuitry (TTL hysteresis) for B input allows jitter-free triggering from inputs with transition rates as slow as 1 V/s, providing the circuit with excellent noise immunity of typically 1.2 V. A high immunity to V_{CC} noise of typically 1.5 V is also provided by internal latching circuitry. Once fired, the outputs are independent of further transitions of the A and B inputs and are a function of the timing components, or the output pulses can be terminated by the overriding clear. Input pulses may be of any duration relative to the output pulse. Output rise and fall times are TTL compatible and independent of pulse length.

Typical triggering and clearing sequence are illustrated as a part of the switching characteristics waveforms. Pulse width stability is achieved through internal compensation and is virtually independent of V_{CC} and temperature.

In most applications, pulse stability will only be limited by the accuracy of external timing components. Jitter-free operation is maintained over the full temperature and V_{CC} range for more than six decades of timing capacitance (10 pF to 10 μ F) and more than one decade of timing resistance (2 k Ω to 100 k Ω).

Throughout these ranges, pulse width is defined by the relationship: $t_{w(out)} = C_{ext} \bullet R_{ext} \bullet \ln 2$.


Features

- Ordering Information

Part Name	Package Type	Package Code (Previous Code)	Package Abbreviation	Taping Abbreviation (Quantity)
HD74LS221P	DILP-16 pin	PRDP0016AE-B (DP-16FV)	P	—
HD74LS221RPEL	SOP-16 pin (JEDEC)	PRSP0016DG-A (FP-16DNV)	RP	EL (2,500 pcs/reel)

Note: Please consult the sales office for the above package availability.

Pin Arrangement




Function Table

Inputs			Outputs	
Clear	A	B	Q	Q̄
L	X	X	L	H
X	H	X	L	H
X	X	L	L	H
H	L	↑	⌊	⌋
H	↓	H	⌊	⌋
↑	L	H	⌊	⌋

Notes: H; high level, L; low level, X; irrelevant.
↓; Transition from high to low level.
↑; Transition from low to high level.
⌊; one high-level pulse.
⌋; one low-level pulse.

Block Diagram (1/2)



Absolute Maximum Ratings

Item	Symbol	Ratings	Unit
Supply voltage	V_{CC}	7	V
Input voltage	V_{IN}	7	V
Power dissipation	P_T	400	mW
Storage temperature	T_{stg}	-65 to +150	°C

Note: Voltage value, unless otherwise noted, are with respect to network ground terminal.

Recommended Operating Conditions

Item	Symbol	Min	Typ	Max	Unit
Supply voltage	V_{CC}	4.75	5.00	5.25	V
Output current	I_{OH}	—	—	-400	μA
	I_{OL}	—	—	8	mA
Operating temperature	T_{opr}	-20	25	75	°C
Rate of rise or fall of input pulse	Schmitt input, B	dV/dt	1	—	V/s
	Logic Input, A		1	—	V/μs
Input pulse width	A or B	$t_W (in)$	40	—	ns
	Clear	$t_W (clear)$	40	—	
Setup time	t_{su}	15	—	—	ns
External timing resistance	R_{ext}	1.4	—	100	kΩ
External timing capacitance	C_{ext}	0	—	1000	μF
Duty cycle	$R_T = 2\text{ k}\Omega$	—	—	50	
	$R_T = 100\text{ k}\Omega$	—	—	90	

Electrical Characteristics

($T_a = -20$ to $+75\text{ }^{\circ}\text{C}$)

Item		Symbol	min.	typ.*	max.	Unit	Condition	
Threshold voltage	A	V_T^+	—	1.0	2.0	V	$V_{CC} = 4.75\text{ V}$	
		V_T^-	0.8	1.0	—	V	$V_{CC} = 4.75\text{ V}$	
	B	V_T^+	—	1.0	2.0	V	$V_{CC} = 4.75\text{ V}$	
		V_T^-	0.8	0.9	—	V	$V_{CC} = 4.75\text{ V}$	
Output voltage		V_{OH}	2.7	—	—	V	$V_{CC} = 4.75\text{ V}, I_{OH} = -400\text{ }\mu\text{A}$	
		V_{OL}	—	—	0.4	V	$I_{OL} = 4\text{ mA}$	$V_{CC} = 4.75\text{ V}$
			—	—	0.5		$I_{OL} = 8\text{ mA}$	
Input current	A	I_{IH}	—	—	20	μA	$V_{CC} = 5.25\text{ V}, V_I = 2.7\text{ V}$	
		I_{IL}	—	—	-0.4	mA	$V_{CC} = 5.25\text{ V}, V_I = 0.4\text{ V}$	
			—	—	-0.8			
		B, Clear	I_I	—	—	0.1	mA	$V_{CC} = 5.25\text{ V}, V_I = 7\text{ V}$
Short-circuit output current		I_{OS}	-20	—	-100	mA	$V_{CC} = 5.25\text{ V}$	
Supply current		I_{CC}	—	4.7	11	mA	Quiescent	$V_{CC} = 5.25\text{ V}$
			—	19	27		Triggered	
Input clamp voltage		V_{IK}	—	—	-1.5	V	$V_{CC} = 4.75\text{ V}, I_{IN} = -18\text{ mA}$	

Note: * $V_{CC} = 5\text{ V}, T_a = 25\text{ }^{\circ}\text{C}$

Switching Characteristics

($V_{CC} = 5\text{ V}$, $T_a = 25^\circ\text{C}$)


Item	Symbol	Inputs	Outputs	min.	typ.	max.	Unit	Condition	
Propagation delay time	t _{PLH}	A	Q	—	45	70	ns	C _{ext} = 80 pF, R _{ext} = 2 kΩ	C _L = 15 pF, R _L = 2 kΩ
		B	Q	—	35	55			
	t _{PHL}	A	\overline{Q}	—	50	80	ns		
		B	\overline{Q}	—	40	65			
	t _{PHL}	Clear	Q	—	35	55	ns		
t _{PLH}	Clear	\overline{Q}	—	44	65	ns			
Output pulse width	t _{w (out)}	A or B	Q or \overline{Q}	70	120	150	ns	C _{ext} = 80 pF, R _{ext} = 2 kΩ	
				20	47	70		C _{ext} = 0 pF, R _{ext} = 2 kΩ	
				600	670	750		C _{ext} = 100 pF, R _{ext} = 10 kΩ	
				6	6.7	7.5	ms	C _{ext} = 1 μF, R _{ext} = 10 kΩ	

Caution in use

In order to prevent any malfunctions due to noise, connect a high frequency performance capacitor between V_{CC} and GND, and keep the wiring between the External components and C_{ext} , R_{ext}/C_{ext} pins as short as possible.


Testing Method

Test Circuit



Waveforms 1


Trigger from B, then clear (A input is low).



Note: Input pulse: $t_{\text{TLH}} \leq 15\text{ ns}$, $t_{\text{THL}} \leq 6\text{ ns}$, $\text{PRR} = 1\text{ MHz}$

Waveforms 2


Trigger from A, then clear (B input is high).



Note: Input pulse: $t_{\text{TLH}} \leq 15\text{ ns}$, $t_{\text{THL}} \leq 6\text{ ns}$, $\text{PRR} = 1\text{ MHz}$

Waveforms 3


Trigger from B, then clear (A input is low).



Note: Input pulse: $t_{TLH} \leq 15\text{ ns}$, $t_{THL} \leq 6\text{ ns}$, PRR = 1 MHz

Waveforms 4


Trigger from A (B and clear input are high).



Note: Input pulse: $t_{TLH} \leq 15\text{ ns}$, $t_{THL} \leq 6\text{ ns}$, PRR = 1 MHz

Waveforms 5


Clear overriding B, then trigger from B.



Note: Input pulse: $t_{TLH} \leq 15 ns$, $t_{THL} \leq 6 ns$, PRR = 1 MHz



Waveforms 6

Positive transition of Clear.



Note: Input pulse: $t_{TLH} \leq 15 ns$, $t_{THL} \leq 6 ns$, PRR = 1 MHz

Package Dimensions



Renesas Technology Corp. Sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan

Keep safety first in your circuit designs!

1. Renesas Technology Corp. puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage. Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of nonflammable material or (iii) prevention against any malfunction or mishap.

Notes regarding these materials

1. These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corp. product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corp. or a third party.
2. Renesas Technology Corp. assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.
3. All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Renesas Technology Corp. without notice due to product improvements or other reasons. It is therefore recommended that customers contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor for the latest product information before purchasing a product listed herein.
The information described here may contain technical inaccuracies or typographical errors.
Renesas Technology Corp. assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors.
Please also pay attention to information published by Renesas Technology Corp. by various means, including the Renesas Technology Corp. Semiconductor home page (<http://www.renesas.com>).
4. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corp. assumes no responsibility for any damage, liability or other loss resulting from the information contained herein.
5. Renesas Technology Corp. semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use.
6. The prior written approval of Renesas Technology Corp. is necessary to reprint or reproduce in whole or in part these materials.
7. If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination.
Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.
8. Please contact Renesas Technology Corp. for further details on these materials or the products contained therein.



RENESAS SALES OFFICES

<http://www.renesas.com>

Refer to "<http://www.renesas.com/en/network>" for the latest and detailed information.

Renesas Technology America, Inc.

450 Holger Way, San Jose, CA 95134-1368, U.S.A
Tel: <1> (408) 382-7500, Fax: <1> (408) 382-7501

Renesas Technology Europe Limited

Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K.
Tel: <44> (1628) 585-100, Fax: <44> (1628) 585-900

Renesas Technology Hong Kong Ltd.

7th Floor, North Tower, World Finance Centre, Harbour City, 1 Canton Road, Tsimshatsui, Kowloon, Hong Kong
Tel: <852> 2265-6688, Fax: <852> 2730-6071

Renesas Technology Taiwan Co., Ltd.

10th Floor, No.99, Fushing North Road, Taipei, Taiwan
Tel: <886> (2) 2715-2888, Fax: <886> (2) 2713-2999

Renesas Technology (Shanghai) Co., Ltd.

Unit2607 Ruijing Building, No.205 Maoming Road (S), Shanghai 200020, China
Tel: <86> (21) 6472-1001, Fax: <86> (21) 6415-2952

Renesas Technology Singapore Pte. Ltd.

1 Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632
Tel: <65> 6213-0200, Fax: <65> 6278-8001

Renesas Technology Korea Co., Ltd.

Kukje Center Bldg. 18th Fl., 191, 2-ka, Hangang-ro, Yongsan-ku, Seoul 140-702, Korea
Tel: <82> 2-796-3115, Fax: <82> 2-796-2145

Renesas Technology Malaysia Sdn. Bhd.

Unit 906, Block B, Menara Amcorp, Amcorp Trade Centre, No.18, Jalan Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia
Tel: <603> 7955-9390, Fax: <603> 7955-9510