


## Features

- Clock Frequency up to 3 GHz
- 4 pairs of differential LVPECL outputs
- Low additive jitter, < 0.02ps (max)
- Inputs accept: LVPECL, LVDS, CML, LVCMS input level
- Pin Selectable inputs
- Output to Output skew: <20ps
- Operating Temperature: -40°C to 85°C
- Power supply: 3.3V ±10% or 2.5V ±5%
- Packaging (Pb-free & Green)
- 16-pin TQFN available

## Description

The PI6C5913004 is a high-performance low-skew 1-to-4 LVPECL fanout buffer. The pin selectable inputs accept LVPECL, LVDS, CML and SSTL signals. PI6C5913004 is ideal for clock distribution applications such as providing fanout for low noise Pericom oscillators.

## Block Diagram



## Pin Configuration

	Q3-	Q3+	Q2-	Q2+
GND	16	15	14	13
REF_SEL	1			12
REF_IN1+	2			11
REF_IN1-	3			10
	4			9
	5	6	7	8
VDD				
REF_IN0+				
REF_IN0-				
VREF_AC				

**Pin Description**

Pin #	Name	Type	Description
1	GND	Power	Ground
2	REF SEL	Input	Input reference selection
3	REF_IN1+	Input	Differential IN positive input, AC and DC coupled
4	REF_IN1-	Input	Differential IN negative input, AC and DC coupled
5	V <sub>DD</sub>	Power	Core Power Supply
6	REF_IN0+	Input	Differential IN positive input, AC and DC coupled
7	REF_IN0-	Input	Differential IN negative input, AC and DC coupled
8	VREF_AC	Output	Reference Voltage: Biased to VDD-1.4V. Used when AC coupling inputs
9, 10	Q0+, Q0-	Output	Differential output pair, LVPECL interface level.
11, 12	Q1+, Q1-	Output	Differential output pair, LVPECL interface level.
13, 14	Q2+, Q2-	Output	Differential output pair, LVPECL interface level.
15, 16	Q3+, Q3-	Output	Differential output pair, LVPECL interface level.

**Input Selection**

REF_SEL	Input Selected
0 (default)	REF_IN0
1	REF_IN1

### Maximum Ratings (Over operating free-air temperature range)

Storage Temperature.....	-65°C to +155°C
Operating Temperature .....	-40°C to +85°C
Supply Voltage, V <sub>DD</sub> .....	-0.5 to +4.6V
Inputs.....	-0.5V to V <sub>DD</sub> + 0.5V
ESD Protection (HBM) .....	2000V

**Note:**

Stresses greater than those listed under MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

### DC Electrical Characteristics

Symbol	Parameter	Conditions	Min	Typ	Max	Units
V <sub>DD</sub>	Supply Voltage		3.0		3.6	V
			2.375		2.625	V
T <sub>A</sub>	Ambient Temperature		-40		85	°C
I <sub>DD</sub>	Supply Current	No load, max V <sub>DD</sub>			150	mA
V <sub>REF-AC</sub>	Output Reference Voltage		V <sub>DD</sub> -1.5	V <sub>DD</sub> -1.3	V <sub>DD</sub> -1.15	V

### LVCMOS/LVTTL DC Characteristics (T<sub>A</sub> = -40°C to +85°C, V<sub>DD</sub> = 2.5V ±5% to 3.3V ±10%)

Symbol	Parameter	Conditions	Min	Typ	Max	Units
V <sub>IH</sub>	Input High Voltage	REF SEL	2.2		V <sub>DD</sub>	V
			0		0.8	
I <sub>IH</sub>	Input High Current	REF SEL	-125	150	180	μA
I <sub>IL</sub>	Input Low Current	REF SEL	-300			μA

### Differential Input DC Characteristics (T<sub>A</sub> = -40°C to +85°C, V<sub>DD</sub> = 2.5V ±5% to 3.3V ±10%)

Symbol	Parameter	Conditions	Min	Typ	Max	Units
V <sub>IH</sub>	Input High Voltage	3.3V REF_IN0, REF_IN1	1.65		V <sub>DD</sub> -0.9	V
		2.5V REF_IN0, REF_IN1	1.25		V <sub>DD</sub> -0.9	V
V <sub>IL</sub>	Input Low Voltage	3.3V REF_IN0, REF_IN1	0.4		V <sub>IH</sub> -0.1	V
		2.5V REF_IN0, REF_IN1	0.4		V <sub>IH</sub> -0.1	V
I <sub>IH</sub>	Input High Current	REF_IN0, REF_IN1, V <sub>IN</sub> = 1.7V			150	μA
I <sub>IL</sub>	Input Low Current	REF_IN0, REF_IN1, V <sub>IN</sub> = 0.1V	-150			μA
V <sub>IN</sub>	Input Voltage Swing		0.1		1.7	V
V <sub>DIFF_IN</sub>	Differential Input Swing		0.2			V

**LVPECL DC Characteristics** ( $T_A = -40^\circ\text{C}$  to  $+85^\circ\text{C}$ ,  $V_{DD} = 3.3\text{V} \pm 10\%$ ,  $2.5\text{V} \pm 5\%$ )

Symbol	Parameter	Conditions	Min	Typ	Max	Units
V <sub>OH</sub>	Output High Voltage	V <sub>DD</sub> = 3.3V ± 10%	V <sub>DD</sub> -1.4	V <sub>DD</sub> -1.145	V <sub>DD</sub> -0.76	V
		V <sub>DD</sub> = 2.5V ± 5%	V <sub>DD</sub> -1.3	V <sub>DD</sub> -0.95	V <sub>DD</sub> -0.8	V
V <sub>OL</sub>	Output Low Voltage	V <sub>DD</sub> = 3.3V ± 10%	V <sub>DD</sub> -2.1	V <sub>DD</sub> -1.945	V <sub>DD</sub> -1.6	V
		V <sub>DD</sub> = 2.5V ± 5%	V <sub>DD</sub> -1.9	V <sub>DD</sub> -1.6	V <sub>DD</sub> -1.4	V
V <sub>OUT</sub>	Output Voltage Swing		600	800		mV
V <sub>DIFF_OUT</sub>	Differential Output Voltage Swing		1200	1600		mV

**AC Characteristics** ( $T_A = -40^\circ\text{C}$  to  $+85^\circ\text{C}$ ,  $V_{DD} = 3.3\text{V} \pm 10\%$ ,  $2.5\text{V} \pm 5\%$ )

Symbol	Parameter	Conditions	Min	Typ	Max	Units
f <sub>max</sub>	Output Frequency			3		GHz
t <sub>pd</sub>	Propagation Delay <sup>(1)</sup>			500		ps
T <sub>sk</sub>	Output-to-output Skew <sup>(2)</sup>			20		ps
	Device to Device skew			200		ps
t <sub>r</sub> /t <sub>f</sub>	Output Rise/Fall time	20% - 80%	20		80	ps
t <sub>odc</sub>	Output duty cycle	LVPECL Input, f ≤ 3 GHz	47		53	%
t <sub>j</sub>	Buffer additive jitter RMS	50% input Duty cycle, 156.25MHz with 12KHz to 20MHz integration range		7	20	fs


**Notes:**

1. Measured from the differential input to the differential output crossing point
2. Defined as skew between outputs at the same supply voltage and with equal loads. Measured at the output differential crossing point

**Thermal Information**


Symbol	Description	
Θ <sub>JA</sub>	Junction-to-ambient thermal resistance	57.7 °C/W
Θ <sub>JC</sub>	Junction-to-case thermal resistance	32.2 °C/W



### Phase Noise Plots



### Configuration Test Load Board Termination for LVPECL Outputs

#### LVPECL Buffer



**Output Swing vs Frequency (3.3V)****Diff Out Swing vs. Input Frequency VDD=3.3V****Output Swing vs Frequency (2.5V)****Diff Out Swing vs. Input Frequency VDD=2.5V**

## Application information

### Suggest for Unused Inputs and Outputs

#### LVC MOS Input Control Pins

It is suggested to add pull-up=4.7k and pull-down=1k for LVC MOS pins even though they have internal pull-up/down but with much higher value ( $\geq 50k$ ) for higher design reliability.

#### REF\_IN=/REF\_IN- Input Pins

They can be left floating if unused. For added reliability, connect  $1k\Omega$  to GND.


#### Outputs

All unused outputs are suggested to be left open and not connected to any trace. This can lower the IC power supply power.

### Power Decoupling & Routing

#### VDD Pin Decoupling

As general design rule, each VDD pin must have a  $0.1\mu F$  decoupling capacitor. For better decoupling,  $1\mu F$  can be used. Locating the decoupling capacitor on the component side has better decoupling filter result as shown in Fig. 1.



#### Differential Clock Trace Routing

Always route differential signals symmetrically, make sure there is enough keep-out space to the adjacent trace ( $>20\text{mil.}$ ). In 156.25MHz XO drives IC example, it is better routing differential trace on component side as the following Fig. 2.




Fig 2: IC routing for XO drive

Clock timing is the most important component in PCB design, so its trace routing must be planned and routed as a first priority in manual routing. Some good practices are to use minimum vias (total trace vias count  $<4$ ), use independent layers with good reference plane and keep other signal traces away from clock traces ( $>20\text{mil.}$ ) etc.

### LVPECL and LVDS Input Interface

#### LVPECL and LVDS DC Input

LVPECL and LVDS clock input to this IC is connected as shown in the Fig. 3.




Fig 3: LVPECL/ LVDS Input

#### LVPECL and LVDS AC Input

LVPECL and LVDS AC drive to this clock IC requires the use of the VREF-AC output to recover the DC bias for the IC input as shown in Fig. 4




Fig 4: LVPECL/ LVDS AC Coupled Input

#### CML AC-Coupled Input

CML AC-coupled drive requires a connection to VREF-AC as shown in Fig. 5. The CML DC drive is not recommended as different vendors have different CML DC voltage level. CML is mostly used in AC coupled drive configuration for data and clock signals.




Fig 5: CML AC-Coupled Input Interface

#### HCSL AC-Coupled Input

It is suggested to use AC coupling to buffer PCIe HCSL 100MHz clock since its  $V_{cm}$  is relatively low at about 0.4V, as shown in Fig. 6.




Fig 6: HCSL AC-Coupled Input Interface

#### CMOS Clock DC Drive Input

LCMOS clock has voltage  $V_{oh}$  levels such as 3.3V, 2.5V, 1.8V. CMOS drive requires a  $V_{cm}$  design at the input:  $V_{cm} = \frac{1}{2} (CMOS V)$  as shown in Fig. 7.  $R_s = 22 \sim 33\Omega$  typically.




Fig 7: CMOS DC Input Vcm Design

## Device LVPECL Output Terminations

### LVPECL Output Popular Termination

The most popular LVPECL termination is 150ohm pull-down bias and 100ohm across at RX side. Please consult ASIC data-sheet if it already has 100ohm or equivalent internal termination. If so, do not connect external 100ohm across as shown in Fig. 8. This popular termination's advantage is that it does not allow any bias through from V<sub>DD</sub>. This prevents V<sub>DD</sub> system noise coupling onto clock trace.




Fig. 8 LVPECL Output Popular Termination

### LVPECL Output Thevenin Termination

Fig. 9 shows LVPECL output Thevenin termination which is used for shorter trace drive (<5in.), but it takes V<sub>DD</sub> bias current and V<sub>DD</sub> noise can get onto clock trace. It also requires more component count. So it is seldom used today.




Fig. 9 LVPECL Thevenin Output Termination

### LVPECL Output AC Thevenin Termination

LVPECL AC Thevenin terminations require a 150ohm pull-down before the AC coupling capacitor at the source as shown in Fig. 10. Note that pull-up/down resistor value is swapped compared to Fig. 9. This circuit is good for short trace (<5in.) application only.




Fig. 10 LVPECL Output AC Thevenin Termination

### LVPECL Output Drive HCSL Input

Using the LVPECL output to drive a HCSL input can be done using a typical LVPECL AC Thenvenin termination scheme. Use pull-up/down 450/60ohm to generate V<sub>cm</sub>=0.4V for the HCSL input clock. This termination is equivalent to 50Ohm load as shown in Fig. 11.




Fig. 11 LVPECL Output Drive HCSL Termination

### LVPECL Output V\_swing Adjustment

It is suggested to add another cross 100ohm at TX side to tune the LVPECL output V\_swing without changing the optimal 150ohm pull-down bias in Fig. 12. This form of double termination can reduce the V\_swing in  $\frac{1}{2}$  of the original at the RX side. By fine tuning the 100ohm resistor at the TX side with larger values like 150 to 200ohm, one can increase the V\_swing by  $> 1/2$  ratio.




Fig. 12 LVPECL Output V\_swing Adjustment

### Clock Jitter Definitions

$$\text{Total jitter} = \text{RJ} + \text{DJ}$$

Random Jitter (RJ) is unpredictable and unbounded timing noise that can fit in a Gaussian math distribution in RMS. RJ test values are directly related with how long or how many test samples are available. Deterministic Jitter (DJ) is timing jitter that is predictable and periodic in fixed interference frequency. Total Jitter (TJ) is the combination of random jitter and deterministic jitter:  $TJ = RJ + DJ$ , where  $J$  is a factor based on total test sample count. JEDEC std. specifies digital clock TJ in 10k random samples.

### Phase Jitter

Phase noise is short-term random noise attached on the clock carrier and it is a function of the clock offset from the carrier, for example dBc/Hz@10kHz which is phase noise power in 1-Hz normalized bandwidth vs. the carrier power @10kHz offset. Integration of phase noise in plot over a given frequency band yields RMS phase jitter, for example, to specify phase jitter  $\leq 1\text{ps}$  at 12k to 20MHz offset band as SONET standard specification.

### PCIe Ref\_CLK Jitter

PCIe reference clock jitter specification requires testing via the PCI-SIG jitter tool, which is regulated by US PCI-SIG organization. The jitter tool has PCIe Serdes embedded filter to calculate the equivalent jitter that relates to data link eye closure. Direct peak-peak jitter or phase jitter test data, normally is higher than jitter measure using PCI-SIG jitter tool. It has high-frequency jitter and low-frequency jitter spec. limit. For more information, please refer to the PCI-SIG website: <http://www.pcisig.com/specifications/pciexpress/>

### Device Thermal Calculation

Fig. 13 shows the JEDEC thermal model in a 4-layer PCB.




Fig. 13 JEDEC IC Thermal Model

Important factors to influence device operating temperature are:

- 1) The power dissipation from the chip ( $P_{\text{chip}}$ ) is after subtracting power dissipation from external loads. Generally it can be the no-load device  $I_{\text{dd}}$
- 2) Package type and PCB stack-up structure, for example, 1oz 4 layer board. PCB with more layers and are thicker has better heat dissipation
- 3) Chassis air flow and cooling mechanism. More air flow M/s and adding heat sink on device can reduce device final die junction temperature  $T_j$

The individual device thermal calculation formula:

$$T_j = T_a + P_{\text{chip}} \times J_a$$

$$T_c = T_j - P_{\text{chip}} \times J_c$$

$J_a$  \_\_\_\_ Package thermal resistance from die to the ambient air in C/W unit; This data is provided in JEDEC model simulation. An air flow of 1m/s will reduce  $J_a$  (still air) by 20~30%

$J_c$  \_\_\_\_ Package thermal resistance from die to the package case in C/W unit

$T_j$  \_\_\_\_ Die junction temperature in C (industry limit  $< 125^\circ\text{C}$  max.)

$T_a$  \_\_\_\_ Ambiant air température in C

$T_c$  \_\_\_\_ Package case temperature in C

$P_{\text{chip}}$  \_\_\_\_ IC actually consumes power through  $I_{\text{ee}}/\text{GND}$  current

**Thermal calculation example**

To calculate  $T_j$  and  $T_c$  of PI6CV304 in an SOIC-8 package:

Step 1: Go to Pericom web to find  $J_a=157$  C/W,  $J_c=42$  C/W  
<http://www.pericom.com/support/packaging/packaging-mechanicals-and-thermal-characteristics/>

Step 2: Go to device datasheet to find  $I_{dd}=40$ mA max.

$I_{dd}$	Supply Current	$C_L = 33pF/33MHz$	20	mA
		$C_L = 33pF/60MHz$	40	
		$C_L = 22pF/80MHz$	35	
		$C_L = 15pF/100MHz$	32	
		$C_L = 10pF/125MHz$	28	
		$C_L = 10pF/155MHz$	41	

Step 3:  $P_{total} = 3.3V \times 40mA = 0.132W$


Step 4: If  $T_a=85C$

$$T_j = 85 + J_a \times P_{total} = 85 + 25.9 = 105.7C$$

$$T_c = T_j + J_c \times P_{total} = 105.7 - 5.54 = 100.1C$$

Note:

The above calculation is directly using  $I_{dd}$  current without subtracting the load power, so it is a conservative estimation. For more precise thermal calculation, use  $P_{unload}$  or  $P_{chip}$  from device Iee or GND current to calculate  $T_j$ , especially for LVPECL buffer ICs that have a 150ohm pull-down and equivalent 100ohm differential RX load.

**Packaging Mechanical: 16-pin TQFN (ZH)**

**Ordering Information(1,2,3)**

Ordering Code	Package Code	Package Description
PI6C5913004ZHIEX	ZH	Pb-free & Green, 16-pin TQFN, Tape and Reel

**Notes:**

1. Thermal characteristics can be found on the company web site at [www.pericom.com/packaging](http://www.pericom.com/packaging)
2. E = Pb-free & Green
3. X suffix = Tape/Reel