Philips Semiconductors Product specification

Low voltage GSM front-end transceiver

SA1620

DESCRIPTION

The SA1620 is a combined receive (Rx) and transmit (Tx) front-end for GSM cellular telephones. The receive path contains two low noise amplifiers (LNA1 and LNA2) with four switchable attenuation steps. A Gilbert Cell mixer in the receive path down-converts the RF signal to a first IF of 70 to 500 MHz. A second Gilbert Cell in the transmit path transposes a GMSK or phase modulated IF to RF by image reject mixing and has a fixed IF of 400 MHz. A buffered LO signal is fed to Rx and Tx mixers. Rx or Tx path or the entire circuit may be powered-down.

FEATURES

- Excellent noise figure: <2dB for the LNAs at 950MHz
- ullet LNAs matched to 50 Ω with external matching components
- LNAs with gain control, 59dB dynamic range in four discrete steps
- LNA gain stability ±0.5dB within -40 to 85°C

- Feedthrough attenuation LNA1 to Rx mixer ≥ 35dB
- Tx power adjustable from -3 to +12dBm by external resistor
- Direct supply: 2.7V to 5.5V
- Battery supply voltage V_{BATT} = 3.3V to 7.5V or direct supply
- Two DC regulators programmable for 3.0V, 3.4V, 3.7V or 5.1V
- Low current consumption: 28mA for Rx or 59mA for Tx
- Fully compatible with SA1638 GSM IF Digital I/Q circuit

APPLICATIONS

- 900MHz front end for GSM hand-held units
- Portable radio, TDMA systems

PIN CONFIGURATION




Figure 1. Pin Configuration

ORDERING INFORMATION

DESCRIPTION	TEMPERATURE RANGE	ORDER CODE	DWG#
48-Pin Thin Quad Flat Pack (TQFP)	-40 to +85°C	SA1620BE	SOT313-2

RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	RATING	UNITS
V _{CCXX}	Supply voltages	2.7 to 5.5	V
V _{BATT}	Battery voltage	3.3 to 7.5	٧
T _A	Operating ambient temperature range	-40 to +85	ပံ့

1996 Oct 8

7110826 0109533 945 🖿

2

853-1784 17364

SA1620

BLOCK DIAGRAM




Figure 2. Block Diagram

1996 Oct 8 7110826 0109534 881 📟

SA1620

PIN DESCRIPTIONS

Pin No.	Pin Name	Description
DC Regi	ulators	de la companya de la
15	GND1	Ground of regulator supply
18	GND2	Ground of regulator supply
21	GND3	Ground of regulator supply
26	CON2	Control 2, voltage select for regulator 1 and 2
29	CON1	Control 1, voltage select for regulator 1 and 2
30	GNDREG2	Ground of regulator 2
31	VREG2	Output of regulator 2
32	VREG2F2	Feedback of regulator 2
33	VREG1	Output of regulator 1
34	GNDREG1	Ground of regulator 1
35	PON	Power-on input of regulators
36	V _{BATT}	Input of regulator 1 and 2
Rx Path		
1	V _{CC} L2	Positive supply for LNA2
2	IN2	Input LNA2
3	GNDL2	Ground L2 for LNA2
4	GNDL2A	Ground L2A for LNA2
5	OUT2	Output LNA2
6	В	Attenuation select B for LNA1 and LNA2
7	Α	Attenuation select A for LNA1 and LNA2
8	INM	RF input for Rx mixer, open emitter
9	INMX	Inverse RF input for Rx mixer, open emitter
10	COMP2	Capacitor for bias stabilization
11	COMP1	Capacitor for bias stabilization
12	V _{CC} BM	V _{CC} for Rx Bias and Rx mixer

Pin No.	Pin Name	Description
13	GNDBM	Ground for Rx Bias and Rx mixer
14	PONRx	Power on input for Rx bias supply
16	RxIF	IF output, open collector
17	RxIFX	Inverse IF output, open collector
44	IN1	Input to LNA1
45	GNDL1	Ground L1 for LNA1
46	GNDL1A	Ground L1A for LNA1
47	OUT1	Output LNA1
48	V _{CC} L1	Positive supply for LNA1
Tx Path		
19	TxIF	IF input for Tx
20	TxIFX	Inverse IF input for Tx
22	V _{CC} Tx1	Positive supply for Tx input
23	GNDTx1	Ground for Tx input
24	V _{CC} Tx2	Positive supply for LO and Tx input
25	GNDTx2	Ground for LO and Tx input
38	PDTx	Power down Tx input
39	GNDTx4	Ground for Tx output
40	TxOX	Inverse Tx output, open collector
41	TxO	Tx output, open collector
42	GNDTx3	Ground 1 for Tx output side
43	RETx	Reference resistor for Tx output current
Element	s for Tx and I	Rx Path
27	LO IN	Input for Local Oscillator signal
28	LO INX	Inverse input for LO or AC ground
37	PONBUF	Power on first stage LO input buffer and bias

- Device is ESD sensitive. There are no ESD protection diodes at Pins 16, 17, 40 and 41. Thus, open-collector outputs may have increased DC voltage or higher AC peak voltage.
- Pins 15, 18 and 21 are connected to each other and to a separate ground in REG1 and REG2.
 Pins 23, 25, 42 and 39 are connected to each other and to the Tx path, LO buffer and associated bias supplies.
- 4. Pins 22 and 24 are connected to each other providing a sense input. They are also connected to the Tx path, LO buffer and associated bias
- Pins 30 and 34 are not internally connected. They must be connected to external grounds.

 Pins 48, 1, and 12 are not internally connected and have no ESD protection diodes between them. Power may be saved by connecting V_{CC}L1 and IN1 or V_{CC}L2 and IN2 to ground if LNA1 or LNA2 is not needed.

SA1620

ABSOLUTE MAXIMUM RATINGS

SYMBOL	PARAMETER	RATING	UNITS
V _{CCXX}	Supply voltages	-0.3 to +6.0	٧
V _{BATT}	Battery voltage	-0.3 to +8.0	V
V _{IN}	Voltage applied to any other pin	-0.3 to (V _{CCXX} +0.3)	٧
ΔV	V _{CC} Tx1,2 pins to V _{CC} BM	-0.3 to +1	٧
ΔVG	Any GND pin to any other GND pin	0	V
P _D	Power dissipation, T _A = 25°C (still air)	800	mW
T _{JMAX}	Maximum operating junction temperature	150	°C
P _{MAX}	Maximum power input/output	+20	dBm
T _{STG}	Storage temperature range	-65 to +150	°C
V _{TXO} , V _{TXOX}	Positive RF peak voltage at Tx outputs	6	V
V _{RXIF} , V _{RXIFX}	Positive IF peak voltage at Rx mixer outputs	6	٧

NOTES:

DC REGULATORS

Two low drop regulators (REG1 and REG2) are included on the chip and may be used to deliver the supply voltage of the main circuitry (e.g., 3V) out of the battery (at $V_{BATT} = 3.3$ to 7.5V) as shown in Figure 4 and in Table 1.

REG1 is intended to supply, at least, the internal functions of the SA1620. Both regulators may also be used for external circuitry. For this application, different voltages may be programmed as shown in Table 1.

The transmitter supply pins (V_{CC}Tx1,2) also operate as a sensor connection in the feedback loop of REG1 and must be externally connected to pin VREG1. For REG2, the sensor pin VREGF2 must be connected to VREG2.

All ground pins are internally bonded to the header except for pins GNDL1, GNDREG1 and GNDREG2.

When both regulators are not used, connect pins VBATT, PON, CON1, CON2, VREG1, VREG2 and VREG2F2 to ground.

Table 1. DC Reg Output Voltage Control Pins

CON1	CON2	VREG1	VREG2	UNITS
L	L	3 ± 5%	3 ±5%	V
L	Н	3.4 ± 5%	3.4 ± 5%	٧
Н	L	3.7 ± 5%	3.7 ± 5%	٧
Н	Н	5.1 ± 5%	5.1 ± 10%	٧

- 1. Logic levels at CON1 and CON2:
 - H Open circuit. Pin must not be connected externally. Logic high level supplied on chip.
- L Connected to ground. 2. Currents at CON1 and CON2:
 - Η 0μΑ

 - L (PON = H) 50μA L (PON = L) <1μA

^{1.} Maximum junction temperature is determined by the power dissipation is determined by the operating ambient temperature and the thermal resistance, θ_{JA} . 48-pin TQFP: $\theta_{JA} = 67^{\circ}$ C/W.

SA1620

Table 2. DC Regulators

SYMBOL		PARAMETER	RATING	UNITS
V _{BATT}	Common	positive input voltage at both regulators	3.3 to 7.5	V
VREG1, VREG2	Output vo	oltages of regulators 1 and 2	See Table 1	V
I _{INT1}	Internal c	urrent of REG1 in power-on mode	4 + I _{VREG1} /10	mA
I _{INT2}	Internal c	urrent of REG2 in power-on mode	2.5 + I _{VREG2} /10	mA
I _{INT01} , I _{INT02}	Internal c	urrent in power-down mode	<15	μΑ
VREG1MAX ⁵	Max outp	ut current at VREG1	100	mA
VREG2MAX ⁵	Max outp	ut current at VREG2	30	mA
C13 ⁴	Capacitor	at pin VREG1	0.1 to 1000	μF
C14 ⁴	Capacitor	at pin VREG2	0.1 to 500	μF
	V _{BATT} = 3	3.3V, I _{REG1} = 0.1mA	0.03	
BW ₆	V _{BATT} = 3	3.3V, I _{REG1} = 100mA	60	kHz
	V _{BATT} = 7.5V, I _{REG1} = 100mA		80	
		≤100kHz	≤–61	
r 7	١.	10MHz	≤−32	
F _{REG} ⁷	'	100MHz	≤−37	dB
		400MHz	≤–48	

- Power-on pin of Regulator 1 and 2: PON
 Input currents at PON: <1μA. There are no pull-up or pull-down resistors.
- 3. Feedthrough attenuation from the logic input PON to the outputs VREG1 and VREG2: ≥40dB.
- 4. Recommended load capacitors: In every case C529 = C530 = 1μF to ground with series resistance ≤0.1Ω. Additional capacitor optional \leq 1000 μ F with series resistance \leq 5 Ω .

- 5. At T_j ≥ 150°C a thermal switch reduces the output current.
 6. Typical open loop bandwidths of regulator 1 at V_{REG1} = 3V and C529 = 1μF.
 7. Feedthrough attenuation (at the indicated frequency f) from the input V_{BATT} to the outputs V_{REG1} and V_{REG2} at V_{BATT} = 3.3V, (CON1=CON2=L): F_{REG} (f) = V_{REG} (f) / V_{BATT} (f).

SA1620

DC ELECTRICAL CHARACTERISTICS

V_{CCxxx} = +3V, T_A = 25°C; unless otherwise stated.

SYMBOL	PARAMETER	TEST CO	NDITIONS	LIMITS			UNITS
STINIBUL			NDITIONS	MIN	TYP	MAX	UNITS
Transmitte	er						
lvcc	Total supply current		nit mode = 240Ω		59		mA
R1	External resistor ¹		-		240		Ω
V _{R1}	Internal cumply at his DETy	V _{CC} Tx1	,2 = 2.7V		0.43		V
	Internal supply at pin RETx	V _{CC} Tx1	,2 = 5.5V		0.45		
1	Command at all DETV	R546 = 240Ω, \	V _{CC} Tx1,2 = 2.7V		1.7		^
I _{R1}	Current at pin RETx	R546 = 240Ω, \	/ _{CC} Tx1,2 = 5.5V		1.8		mA
Low noise	amplifiers	•					
l _{VCC} L1	Current at pin V _{CC} L1	G1hi	mode	2.5	3.5		mA
I _{VCC} L2	Current at pin V _{CC} L2	G2hi	mode	2.5	3.5		mA
Receiver							
lvcc	Total supply current		Receive mode $R_{546} = 240\Omega$		28		mA
Regulator	\$						
Vreg1	Voltage @ 100mA load	Con1	Con2				
		L	L	2.85	3.0	3.15	٧
		L	Н	3.23	3.4	3.57	٧
		Н	L	3.515	3.7	3.885	٧
		Н	Н	4.61	5.1	5.61	٧
Vreg2	Voltage @ 30mA load	Con1	Con2	İ			
		L	L	2.85	3.0	3.15	٧
		L	H	3.23	3.4	3.57	٧
		Н	L	3.515	3.7	3.885	٧
		Н	Н	4.61	5.1	5.61	٧
Logic leve	ls ²						
V_{1H}	Logic 1 level	P _{ON} BUF, PDT	P _{ON} BUF, PDTx, P _{ON} Rx, A, B			V _{CCBM} ³	٧
V _{IH}	Logic 1 level	P	P _{ON}			V _{BAT}	٧
V _{IL}	Logic 0 level			0		0.8	٧
lj	Input logic current					1	μΑ
C _{la}	Input logic capacitance		<u> </u>		1.7		pF

The output current I_{TXO} + I_{TXOX} is adjustable by the external resistor R546. I_{TXO} + I_{TXOX} = 10 * I_{R546}, I_{R546} = V_{R1}/R546,
 Thresholds are independent of supply voltages. Thus the SA1620 is compatible with SA1638 and with the power down inputs of usual external voltage regulators.

3. P_{ON} logic 1 max is V_{BAT}.

SA1620

AC ELECTRICAL CHARACTERISTICS

 V_{CCXX} = +3V, T_A = 25°C; RF = 940MHZ; IF=400MHz, f_{LO} =RF + IF; LO = -15dBm; unless otherwise stated.

SYMBOL	DADAMETER	TEST CONDITIONS			LIMITS1			UNITS	
STMBOL	PARAMETER	TEST CONDITIONS	MIN ¹	-3 σ	TYP	3 σ	MAX ¹	UNIIS	
ow Noise	Amplifier LNA1 ²								
S ₂₁		G1hi mode		9.4	10	10.6			
	Gain	G1hi mode, RF = 1800MHz			-2.5			7	
		G1lo mode		-13	-12	-11		dB	
	IP3	G1lo mode			28			1	
ΔS ₂₁ /ΔT	Coin tomporative consistivity	G1hi mode			0.003			1000	
Δ321/Δ1	Gain temperature sensitivity	G1lo mode		1	0.0140			dB/°C	
ΔS ₂₁ / ΔV _{CCL1}	Gain/voltage sensitivity				0.1			dB/V	
$\Delta S_{21}/\Delta f$	Reverse isolation G1hi mode -1		0.01			dB/MHz			
S ₁₂			dB						
S ₁₁	Input match ³	50Ω			-11			dB	
S ₂₂	Output match ³	50Ω			-14			dB	
P _{-1dB}	Input 1dB gain compression	G1hi mode		-15.5	-14	-12.5		dBm	
IIP3	Input third order intercept			-5.5	-4	-2.5		dBm	
IIP3/∆t	Input third order intercept				.011			dB/°C	
NF	Noise figure				1.9			dB	
t _{ON}	Turn-on time				7			μs	
t _{OFF}	Turn-off time				0.5			μs	
ow Noise	Amplifier LNA2 ²								
		G2hi mode		9	10	11		dB	
	Gain	G2hi mode, RF = 1800MHz	I		-1.5			dB	
		G2lo1 mode		-8.5	-7.5	-6.5			
S		G2lo2 mode		-22.5	-21.5	-20.5			
S ₂₁		G2lo3 mode		-30	-28.5	-27]	
		G2lo1 mode			18			dB	
	IP3	G2lo2 mode			20			1	
		G2lo3 mode			25			<u></u>	
AC /AT	Cain tamparatura canaiti situ	G2hi mode			0.003			-ID/00	
ΔS ₂₁ /ΔT	Gain temperature sensitivity	G2lo1,2,3 modes			0.014			dB/°C	
ΔS ₂₁ / ΔV _{CCL2}	Gain/voltage sensitivity				0.1			dB/V	
$\Delta S_{21}/\Delta f$	Gain frequency variation				0.01			dB/MHz	
S ₁₂	Reverse isolation	G2hi mode			-24			dB	
S ₁₁	Input match ³	50Ω			-13			dB	
S ₂₂	Output match ³	50Ω			-15			dB	
P _{-1dB}	Input 1dB gain compression	G2hi mode		-18	-16	-14		dBm	
IIP3	Input third order intercept			-8	-6	-4		dBm	
IIP3/∆t	Input third order intercept				.019			dB/°C	
NF	Noise figure				2			dB	
ton	Turn-on time				7			μs	
t _{OFF}	Turn-off time				0.5			μs	

1996 Oct 8 7110826 0109539 363 🚟 8

SA1620

AC ELECTRICAL CHARACTERISTICS (cont.)

SYMBOL	PARAMETER	TEST CONDITIONS		LIMITS ¹				
31MDOL	TANAMETEN .	- TEST CONDITIONS	MIN ¹	-3 σ	TYP	3 σ	MAX ¹	UNITS
Rx Mixer								
PG_C	Power conversion gain ⁵			7.5	+8.5	9.5		dB
		RF = 1800MHz			-4			
PG _C /∆T	Gain temperature sensitivity							dB/°C
PG _C /∆f	Gain frequency variation	*****						dB/MH:
S ₁₁	Mixer input match at ports INM and INMX ⁴				-13			dB
NF _M	SSB combined noise figure				10			dB
P _{-1dB}	Input 1dB compression				-7.3			dBm
IIP3	Input third order intercept			0	2	4		dBm
IIP3/∆t	Input third order intercept				.005			dB/°C
IIP2	Input second order intercept				19			dBm
G _{RFM-IF}	RF feedthrough	400MHz			-26			dB
G _{LOfloor}	LO floor feedthrough	400MHz			-30			dB
G _{LO-IF}	LO feedthrough to IF	1.3GHz			-16			dB
G _{LO-RFM}	LO to mixer input feedthrough	1.3GHz			-50			dBm
G _{LO-RF1}	LO to RF LNA1 input feedthrough	1.3GHz			-65			dBm
G _{LNA1-2}	LNA1 output to LNA2 input feedthrough	400MHz 1290-1760MHz			-41 -26			dB
G _{LNA2-M}	LNA2 output to mixer input feedthrough	1290-1760MHz			-23			dB
G _{LNA1-M}	LNA1 output to mixer input feedthrough	400MHz 1290-1760MHz			-50 -35			dB
Receiver ⁽⁶⁾			•	•				
	Conversion gain	A,B Logic Level		-30		30		
		H,H	23.5	26.5	28.5	30.5	33.5	
		H,L	6	9	11	13	16	
		L,H	-8	-5	-3	-1	+2	
		L,L	-41	-36	-32	+28	-23	
	Input IP3 @ RFin=-40dBm	Н,Н		-20	-18	-16		
LO input				·		•	1	
Z _{IN}	Input impedance (each single-ended input)	1.3GHz			35-j97			Ω
P _{IN}	Input power				-15			dBm
A _{SAT}	Transistor saturation limit, max input amplitude				500			mV
Tx IF input	<u> </u>							
IZ _{IN} I	Input impedance	400MHz			2			kΩ
P _{IN}	Input power		1		-20		1	dBm
Tx RF outpi	ut		<u> </u>		L	I.		·
	R546 = 240Ω, V _{CC} Tx1,2 = 2.7V		5	7.5	8.5	9.5		dBm
Pout	R546 = 240Ω, V _{CC} Tx1,2 = 5.5V			8.2	9.2	10.2		dBm

NOTES:

1996 Oct 8 7110826 0109540 085 🖿

SA1620

- Due to our automatic test equipment accuracy and repeatability test limits may not reflect the ultimate device performance. Standard deviations are calculated from characterization data.
- If the LNA1 is not needed, connect pin V_{CC}L1 and IN1 to GND. If the LNA2 is not needed, connect pin V_{CC}L2 and IN2 to GND.
- 3. Simple L/C elements are needed to achieve specified return loss.
- The mixer RF inputs (emitters of a Gilbert Cell) may be driven by a symmetrical matching network.
 Input symmetry suppression is such that the product 6*RF-4*LO is to be suppressed by at least 66dB relative to the wanted IF output when the input to the mixer is at -32dBm.
- 0 db insertion less between LNA1 out to LNA2 in and LNA2out to mixer in.

Table 3. Power-Down and Tx/Rx Control Logic


No.	PONBUF	PDTX	PONRX	MODE	RESULT
1	Н	Н	L	Standby	LO buffer active, Tx and Rx path inactive
2	H	L	L	Transmit	LO buffer active, Tx path active, Rx path inactive (LNAs + mixer)
3	Ħ	Н	Н	Receive	Tx path inactive, LO buffer and Rx path active (LNAs + mixer)
4	Н	L	Н	Calibrate	Tx path and Rx LNAs inactive, LO buffer and Rx mixer active
5	L	х	х	Power-Down	Tx- and Rx-path, LO buffers and Bias inactive

- Logic levels of PONBUF, PDTx and PONRx: TTL, see DC Electrical Characteristics.
 Logic levels / polarities are compatible with Philips Semiconductors Power Amp Controller PCA5075 and synthesizers UMA1019 or SA8025.
- First stage of LO buffer and parts of bias supply are powered on by PONBUF.
- Tx- or Rx-paths may be activated for special timeslots. Lines 1 and 4 show options to support DC offset calibrations at baseband mixers, following in the receiver chain (SA1638).

Table 4. Gain Control Logic for LNA1 and LNA2

INF	TU	ATTENUATION	ATTENUATION GAIN		POWER CONSUMPTION	
а	b	STEP	LNA1	LNA2	LNA1	LNA2
Н	Н	0	G1hi	G2hi	on	on
Н	L	1	G1hi	G2lo1	on	off
L	Н	2	G1hi	G2lo2	on	off
L	L	3	G1lo	G2lo3	off	off

- 1. Logic levels of a and b: TTL
- 2. For values of G1hi and G1lo, G2hi, G2lo1, G2lo2 and G2lo3 see LNA1 and LNA2 AC Electrical Characteristics.



1996 Oct 8 71 0826 0109542 958 11

SA1620

Overview of Dual GSM/PCN Architecture

The SA1620 RF front-end and SA1638 IF transceivers form a dual conversion architecture which uses a common IF and standard I/Q baseband interface for both transmit and receive paths. This approach avoids the screening difficulties of direct modulation in the transmit direction and the mass production and practical performance issues related to direct conversion in the receive direction. The time division multiplex nature of the GSM system permits integration of the transmit and receive functions together on the one RF and one IF chips. This simplifies the distribution of local oscillator signals, maximizes circuitry commonality, and reduces power consumption.

The SA1620 and SA1638 allow considerable flexibility to optimize the transceiver design for particular price/size/performance requirements, through choice of appropriate RF and IF filters. The receive IF may be chosen freely in the range 70–500MHz, while the transmit IF is fixed to 400 MHz. The comparison frequency of the SA1638 PLL is high in order to provide fast switching time.

With suitable choice of the IF, an identical SA1638 IF receiver design can be used for both 900MHz GSM and 1800MHz PCN (DCS1800) equipment.

General Benefits/Advantages

- 2.7V operation. Compatible with 3V digital technology and portable applications. (Higher voltage operation also possible, if desired.)
- Excellent dynamic range. The availability of two LNAs allows flexibility in receiver dynamic design for portable and mobile GSM spec. applications with appropriate filters. If for a particular application a GaAs or discrete front-end is desired, one of the LNAs can be left unpowered. The placing of the AGC gains switches at the front means that for most of the time some attenuation will be inserted, further increasing typical dynamic performance beyond that specified by GSM.
- High power transmit output driver, delivering +8.5dBm output.
 This is sufficient to drive a filter and power amplifier input, without a driver amplifier. To avoid unnecessary current consumption the output power can be reduced, if not required, by appropriate choice of an external resistor.
- DC offsets generated in the receive channel are independent of the AGC setting, and correctable by software to prevent erosion of signal handling dynamic range by DC offsets. Independence of DC from AGC setting is achieved by putting the gain switches in the RF front-end.
- Minimal high-quality filter requirements. As a result of the integration in the SA1638 of high quality channel selectivity filters, only sufficient filtering is needed in the receive path to provide blocking protection for the second mixers. This reduces receiver cost and size.
- Operation at a high IF allows RF image reject filters to be relaxed.
 For example, at a 400MHz IF, the natural gain roll-off in the LNAs and mixer suppresses the image signal in the 1800MHz band by typically 28dB below the desired 900MHz band signal.

Receive Path

Multiple LNAs allow the flexibility to exploit the best choice of currently available filters (on performance, size, or cost grounds).

This approach is preferable to a single high-gain stage as the stray cross-coupling effects between pins remain manageable. In a single stage amplifier this would limit the amount of rejection of out-of-band signals that could be achieved, and would also limit the amount of AGC attenuation that could be practically implemented.

The LNAs are powered up only when PONBUF, PDTx and PONRx are high, to allow a high degree of battery economy. If greater sensitivity is required for an application, an external preamplifier circuit can be used instead of LNA1, and LNA1 left unconnected.

A special mode is provided with just the IF output related circuitry active in order to allow calibration of the DC offset at the SA1638 baseband receive outputs. This offset contains a contribution due to coupling effects between the second local oscillator and the IF circuitry, and therefore the receiver is set up in the receive state (but with incoming signals excluded) to allow accurate offset calibration.

Gain Control

Gain control is implemented in the SA1620 RF front-end. This avoids the disruption of the DC offset at the baseband IQ outputs that is typically caused by changes in the AGC. The SA1620 and SA1638 are designed so that the GSM dynamic range requirements can be met with the AGC remaining on the maximum gain setting.

These gain steps scale the dynamic range of the received signal (e.g., 90dB for GSM) into the dynamic range of the baseband processing device.

The absolute gain tolerances may be measured together with the attenuation tolerances of external filters during production of the receiver equipment. After software calibration switching from one dynamic range to another will cause only minor errors.

Tx Path

TXIF and TXIFX are differential IF inputs for phase modulated signals (e.g., GMSK). There is an IF level control loop which provides a constant amplitude to an image reject up mixer. Thus, this mixer operates linearly in the IF path, independent of IF level tolerances.

The single sideband up mixer is sufficient in quadrature to achieve the typical performance indicated in Table 6 over an IF range of 250 to 500MHz. The mixer is operating in switching mode by well matched 0° and 90° LO signals, optimized for 1.1 to 1.5GHz.

The Tx output stage operates in switching mode. Thus, parasitic AM at the IF is not transferred. The outputs TXO and TXOX may be used symmetrically or single-ended. Some spurious emissions will be very low when a symmetrical output signal is used.

$$P_{OUT} = R_e \left[6.25V \cdot (Z_{Pin \, 40} + Z_{Pin \, 41}) \cdot (I_{R546})^2 \right]$$

according to Figure 4 and I $_{\rm R546} = \frac{\rm V_{R546}}{\rm R_{546}}$ according to DC Electrical

Characteristics. P_{OUT} is adjustable with R546 and is accurate to within ± 1 dB over the full voltage range 2.7 to 5.5V, and ± 0.5 dB from a given supply voltage. The absolute limit of the negative peak voltage swing at pins TxO and TxOX is $V_{SAT} = V_{CC}Tx1,2-1V$. The absolute limit of the positive peak voltage is +6V.

SA1620




Figure 4. Application Circuit

1996 Oct 8 📰 7110826 0109544 720 聞 13

SA1620

APPLICATION CIRCUIT

LNA

Impedance Match: Intrinsic return losses at the input and output ports are 7dB and 11dB, respectively. However, since long and narrow traces are always needed to fan out the pins, the user can adjust the traces' dimensions so that only one shunt capacitor at the input is required to achieve excellent impedance match for both ports. If the user wants to skip the input matching network for simplicity, then roughly 0.7dB gain would be lost, although it benefits the system IP3.

Noise Match: The LNA1 and LNA2 can achieve 1.9dB and 2.0dB noise figure, respectively, when S11 = -11dB. Further improvement in S₁₁ will slightly decrease NF and increase S₂₁.

Gain Control: The LNA1 can be switched to the attenuation mode, while LNA2 has three attenuation modes to choose from. When gain and loss modes from two LNAs are combined, there will be a total dynamic range of 59dB in the RF block; 3.0V operation is preferred to achieve better IP3 for both LNA1 and LNA2.

Temperature Compensation: Both LNAs have a built—in temperature compensation scheme to reduce the gain drift rate to $0.003 dB/^{\circ}C$ from $-40^{\circ}C$ to $+85^{\circ}C$.

Supply Voltage Compensation: Unique circuitry provides gain stabilization over wide supply voltage range. The gain changes no more than 0.5dB when V_{CC} increases from 2.7V to 5.5V.

Mixer

Mixer Input Match: The mixer is configured for best gain, noise figure and spurious response. The user must supply an external, patented resonant balun to provide the differential drive as well as the impedance match (embedded in). Because the mixer consists of two single—balance mixers, whose inputs are connected in parallel instead of in series, the differential and common—mode impedances are equal.

Output Match: The mixer output circuit also features an external, patented resonant balun to optimize the conversion gain and noise figure. The principal IF operating frequency is 400 MHz.

LO Drive: The internal buffer only requires –15dBm from an external source. Furthermore, the transmitter incorporates an integrated SSB upconverter that consists of narrowband phase shifters at 1300MHz (LO side) and 400MHz (IF side), so the LO frequency is

recommended to be the receiver band plus 400MHz. Additionally, the LO leakage at the input of LNA1 is extremely low, which can greatly alleviate the LO re–radiation problem.

Outband Blocking: For optimum performance, passive R/C network is added at each input of the mixer. The resistors degenerate the noise conversion gain, while the capacitors preserve the gain and noise figure at RF frequencies.

Noise Figure and IP3: The resonant balun is superior to the conventional balun in terms of insertion loss, size and cost. As a result, the user can expect excellent SSB noise figure and gain which is 10dB and 8.5dB, respectively, at 400MHz IF. And the associated input IP3 is 2dBm typically. In the meantime, due to the internal LO buffer, the noise figure and IP3 are not sensitive to the LO levels. As discussed in the LNA Impedance Match session, a better system IP3 can be achieved (if necessary) through LNAs' gain reduction.

Transmitter

The resonant balun is applied again to maximize the gain and output power, for a given bias current. Typical output power is 8.5dBm when the input level exceeds –25dBm.

LO Input

The LO input is used in Tx- and in Rx-mode.

Only one synthesizer PLL is necessary to supply the LO input with different frequencies in Tx and Rx timeslots.

The LO input buffer should only be set in power-down mode together with the PLL. As further buffering is included on chip there will be no influence on the PLL in active mode when the SA1620 Rx-or Tx-path is power On or Off. Current consumption can thus be saved by powering on the Rx- and Tx-circuitry just before it is required, without disruption of the LO circuitry. LO input pins LO IN and LO INX may be used single-ended or symmetrically.

Table 5. GSM/DSC1800 Frequency Specification (GSM 05.05, Version 4.2.0, April 1992) Mobile Stations Frequency Bands

	GSM	EGSM	DCS1800	Unit
Tx	890 to 915	880.2 to 915	1710 to 1785	MHz
Rx	935 to 960	925.2 to 960	1805 to 1880	MHz

SA1620

Table 6. Measured Tx Output Frequency and Tx Mixer Products

IF=400MHz, symmetrical load at pins TxO, TxOX.

		SPECTRAL	LINE f=n*IF	+m*LO MHz	RELATIVE				
No.	LO =	LO =	LO =	Or	der	1	REMARKS		
	1280MHz	1300MHz	1315MHz	n	m	min dBc	typ dBc	max dBc	
1	80	100	115	-3	1		-70		
2	160	200	230	6	2		-76		
3	320	300	285	4	-1		-60		
4	400	400	400	1	0		-46		IF
5	480	500	515	-2	1		-31		
6	560	600	630	- 5	2		-62		
7	720	700	685	5	-1		-56		
8	800	800	800	2	0		-37		2)
9	880	900	915	-1	1		0		1)
10	960	1000	1030	-4	2		-46		3)
11	1020	1100	1185	6	-1		-63		
12	1200	1200	1200	3	0		-60		
13	1280	1300	1315	0	1		-32		LO
14	1360	1400	1430	-3	2		-46		
15	1440	1500	1545	-6	3		-64		
16	1600	1600	1600	4	0		-75		
17	1680	1700	1715	1	1		-50		4) 5)
18	1760	1800	1830	-2	2		-34		3)
19	1840	1900	1945	- 5	3		-68		3)
20	2000	2000	2000	5	0		77		
21	2080	2100	2115	2	1		-74		
22	2160	2200	2230	-1	2		-67		
23	2240	2300	2345	-4	3		-59		
24	2400	2400	2400	6	0		-75		
25	2480	2500	2515	3	1		-76		
26	2560	2600	2630	0	2		-70		2LO

- Desired Tx output frequency LO-IF corresponding to EGSM Tx band in Table 5.
 (LO+IF)-(LO-IF) = 2 * IF
 See Rx bands in Table 5

- 4. LO+IF = mixer image frequency5. See Tx bands in Table 5

SA1620

Table 7. Measured Tx Output Noise Floor

	,	DEMARKS		
Frequency MHz	MIN	TYP	MAX	REMARKS
< 860		-135		
860 to 880		-134		
880.2 to 890		-133		EGSM TX extension
890 to 915		-133		GSM TX
915 to 925		-133		
925.2 to 935		-134		EGSM RX extension
935 to 960		-135		GSM RX
960 to 1000		-135		
1000 to 1710		-135		
1710 to 1785		-146		DCS1800 TX
1785 to 1805		-145		
1805 to 1880		-144		DCS1800 RX
1880 to 12750		-147		
>12750		tbd		
Adjacent Channel		-130		




Figure 5. LNA1_ICC vs. Temp




Figure 8. Receive ICC vs. Temp




Figure 6. LNA_2 ICC vs. Temp




Figure 9. Standby_ICC vs. Temp




Figure 7. Transmit_ICC vs. Temp




Figure 10. Calibrate_ICC vs. Temp




Figure 11. Receive_Gain Mode1 vs. Temp




Figure 14. Receive_Gain_Mode4 vs. Temp




Figure 12. Receive_Gain_Mode2 vs. Temp




Figure 15. Receive IIP3 vs. Temp




Figure 13. Receive_Gain_Mode3 vs. Temp




Figure 16. Transmit_Power_20 vs. Temp




Figure 17. Receive LNA1 Noise Figure




Figure 20. Transmit Power @ -25dBm




Figure 18. Receive LNA2 Noise Figure




Figure 21. Transmit Power @ -15dBm




Figure 19. Receive Mixer Noise Figure




Figure 22. Transmit Power @ 25°C

SA1620




Figure 23. Regulator 1 Load Regulation (V_{BAT} = 3.5V)




Figure 24. Regulator 2 Load Regulation ($V_{BAT} = 3.5V$)

SR00153




Figure 25. Regulator 1 Line Regulation @ 100mA Load




Figure 26. Regulator 2 Line Regulation @ 30mA Load




Figure 27. Transmit Output Power vs R(546) @ V_{CC} = 3V




Figure 28. Transmit Mode Current vs R(546) @ V_{CC} = 3V

1996 Oct 8 📰 7110826 0109551 960 📰 2

SA1620

PIN FUNCTIONS

PIN No.	PIN	DC V	EQUIVALENT CIRCUIT	PIN No.	PIN MNEMONIC	DC V	EQUIVALENT CIRCUIT
1	Vcc	3.0		12	V _{CC} BM	3.0	
			Δ.,	13	GND	0.0	
2	IN2	0.8	2 4	14	POnRx CMOS		14
3	GNDL2	0.0			INPUT		
4	GNDL2a	0.0					<u></u>
			₹ \ \	15	GND	0.0	
5	OUT2	2.2	5	16	Rxif	3.0	16 17 🗸
				17	RxifX	3.0	
6	B CMOS		6	18	GND	0.0	
	INPUT			19	Txif	2.2	*************************************
7	A CMOS INPUT		7	20	TxifX	2.2	
			<u> </u>	21	GND	0.0	
8	INM	0.4	8 🛧	22	V _{CC} Tx	3.0	22 🔻
			=	23	GND	0.0	
9	INMX	0.4	9 🛣	24	V _{CC} Tx	3.0	24
			=	25	GND	0.0	
10	COMP2	2.2	10 or 11	26	CON2 CMOS		
11	COMP1	2.2	<u>=</u>		INPUT		SR00162

Figure 29. Pin Functions

1996 Oct 8 7110826 0109552 8T7 **2**


PIN FUNCTIONS (continued)

PIN No.	PIN MNEMONIC	DC V	EQUIVALENT CIRCUIT	PIN No.	PIN MNEMONIC	DC V	EQUIVALENT CIRCUIT
27	LOin	2.2	27 28	37	POnBuf CMOS INPUT		37
28	LOinX	2.2			PDTx		<u></u>
29	CON1 CMOS INPUT		29 🛣	38	CMOS INPUT		38
			<u> </u>	39	GndTx	0.0	
30	GndReg1	0.0	VBATT	40	TxOx	3.0	40 41
31	VReg2	3.0	31	41	TxO	3.0	
			GndReg2	42	GndTx	0.0	
32	VRegF2	3.0	GndReg2 VBATT VBATT	43	RETx	0.4	43
33	VReg1	3.0	GndReg2	44	IN1	0.8	44
			33 GndReg1	45	GndL1	0.0	45
34	GndReg1	0.0					<u></u>
			<u></u>	46	GndTx	0.0	
35	POn CMOS INPUT		35		OUT1	2.2	47
36	V _{BATT}	3.0	36	48	V _{CC} L1	3.0	SR00163


Figure 30. Pin Functions

1996 Oct 8 7] 10826 0109553 733 **2**2

SA1620



SOT313-2



DIMENSIONS (mm are the original dimensions)

UNIT	A max.	A ₁	A ₂	Аз	bр	С	D ⁽¹⁾	E ⁽¹⁾	e	HD	HE	L	Lp	Q	٧	w	у	Z _D ⁽¹⁾	Z _E ⁽¹⁾	θ
mm	1.60	0.20 0.05	1.45 1.35	0.25	0.27 0.17	0.18 0.12	7.1 6.9	7.1 6.9	0.5	9.15 8.85	9.15 8.85	1.0	0.75 0.45	0.69 0.59	0.2	0.12	0.1	0.95 0.55	0.95 0.55	7° 0°

Note

1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.

OUTLINE		REFER	EUROPEAN	IOOUE DATE			
VERSION	IEC	JEDEC	EIAJ		PROJECTION	ISSUE DATE	
SOT313-2						93-06-15 94-12-19	