

FSB50325A / FSB50325AT

Motion SPM® 5 Series

Features

- UL Certified No. E209204 (UL1557)
- 250 V $R_{DS(on)} = 1.7 \Omega$ (Max) FRFET MOSFET 3-Phase Inverter with Gate Drivers and Protection
- Built-In Bootstrap Diodes Simplify PCB Layout
- Separate Open-Source Pins from Low-Side MOSFETs for Three-Phase Current-Sensing
- Active-HIGH Interface, Works with 3.3 / 5 V Logic, Schmitt-trigger Input
- Optimized for Low Electromagnetic Interference
- HVIC Temperature-Sensing Built-In for Temperature Monitoring
- HVIC for Gate Driving and Under-Voltage Protection
- Isolation Rating: 1500 V_{rms} / min.
- RoHS Compliant

Applications

- 3-Phase Inverter Driver for Small Power AC Motor Drives

Related Source

- [RD-FSB50450A - Reference Design for Motion SPM 5 Series Ver.2](#)
- [AN-9082 - Motion SPM5 Series Thermal Performance by Contact Pressure](#)
- [AN-9080 - User's Guide for Motion SPM 5 Series V2](#)

General Description

The FSB50325A/AT is an advanced Motion SPM® 5 module providing a fully-featured, high-performance inverter output stage for AC Induction, BLDC and PMSM motors. These modules integrate optimized gate drive of the built-in MOSFETs (FRFET® technology) to minimize EMI and losses, while also providing multiple on-module protection features including under-voltage lockouts and thermal monitoring. The built-in high-speed HVIC requires only a single supply voltage and translates the incoming logic-level gate inputs to the high-voltage, high-current drive signals required to properly drive the module's internal MOSFETs. Separate open-source MOSFET terminals are available for each phase to support the widest variety of control algorithms.



FSB50325A



FSB50325AT

Package Marking & Ordering Information

Device	Device Marking	Package	Packing Type	Quantity
FSB50325A	FSB50325A	SPM5P-023	Rail	15
FSB50325AT	FSB50325AT	SPM5N-023	Rail	15

Absolute Maximum Ratings

Inverter Part (each MOSFET unless otherwise specified.)

Symbol	Parameter	Conditions	Rating	Unit
V_{DSS}	Drain-Source Voltage of Each MOSFET		250	V
$*I_{D\ 25}$	Each MOSFET Drain Current, Continuous	$T_C = 25^\circ\text{C}$	1.7	A
$*I_{D\ 80}$	Each MOSFET Drain Current, Continuous	$T_C = 80^\circ\text{C}$	1.3	A
$*I_{DP}$	Each MOSFET Drain Current, Peak	$T_C = 25^\circ\text{C}$, $PW < 100\ \mu\text{s}$	4.4	A
$*I_{DRMS}$	Each MOSFET Drain Current, Rms	$T_C = 80^\circ\text{C}$, $F_{PWM} < 20\ \text{kHz}$	0.9	A_{rms}
$*P_D$	Maximum Power Dissipation	$T_C = 25^\circ\text{C}$, For Each MOSFET	12.3	W

Control Part (each HVIC unless otherwise specified.)

Symbol	Parameter	Conditions	Rating	Unit
V_{CC}	Control Supply Voltage	Applied between V_{CC} and COM	20	V
V_{BS}	High-side Bias Voltage	Applied between V_B and V_S	20	V
V_{IN}	Input Signal Voltage	Applied between V_{IN} and COM	$-0.3 \sim V_{CC} + 0.3$	V

Bootstrap Diode Part (each bootstrap diode unless otherwise specified.)

Symbol	Parameter	Conditions	Rating	Unit
V_{RRMB}	Maximum Repetitive Reverse Voltage		250	V
$*I_{FB}$	Forward Current	$T_C = 25^\circ\text{C}$	0.5	A
$*I_{FPB}$	Forward Current (Peak)	$T_C = 25^\circ\text{C}$, Under 1ms Pulse Width	1.5	A

Thermal Resistance

Symbol	Parameter	Conditions	Rating	Unit
$R_{\theta JC}$	Junction to Case Thermal Resistance	Each MOSFET under Inverter Operating Condition (1st Note 1)	10.2	$^\circ\text{C/W}$

Total System

Symbol	Parameter	Conditions	Rating	Unit
T_J	Operating Junction Temperature		$-40 \sim 150$	$^\circ\text{C}$
T_{STG}	Storage Temperature		$-40 \sim 125$	$^\circ\text{C}$
V_{ISO}	Isolation Voltage	60 Hz, Sinusoidal, 1 Minute, Connect Pins to Heat Sink Plate	1500	V_{rms}

1st Notes:

- For the measurement point of case temperature T_C , please refer to Figure 4.
- Marking "*" is calculation value or design factor.

Pin descriptions

Pin Number	Pin Name	Pin Description
1	COM	IC Common Supply Ground
2	$V_{B(U)}$	Bias Voltage for U-Phase High-Side MOSFET Driving
3	$V_{CC(U)}$	Bias Voltage for U-Phase IC and Low-Side MOSFET Driving
4	$IN_{(UH)}$	Signal Input for U-Phase High-Side
5	$IN_{(UL)}$	Signal Input for U-Phase Low-Side
6	N.C	No Connection
7	$V_{B(V)}$	Bias Voltage for V-Phase High Side MOSFET Driving
8	$V_{CC(V)}$	Bias Voltage for V-Phase IC and Low Side MOSFET Driving
9	$IN_{(VH)}$	Signal Input for V-Phase High-Side
10	$IN_{(VL)}$	Signal Input for V-Phase Low-Side
11	V_{TS}	Output for HVIC Temperature Sensing
12	$V_{B(W)}$	Bias Voltage for W-Phase High-Side MOSFET Driving
13	$V_{CC(W)}$	Bias Voltage for W-Phase IC and Low-Side MOSFET Driving
14	$IN_{(WH)}$	Signal Input for W-Phase High-Side
15	$IN_{(WL)}$	Signal Input for W-Phase Low-Side
16	N.C	No Connection
17	P	Positive DC-Link Input
18	U, $V_{S(U)}$	Output for U-Phase & Bias Voltage Ground for High-Side MOSFET Driving
19	N_U	Negative DC-Link Input for U-Phase
20	N_V	Negative DC-Link Input for V-Phase
21	V, $V_{S(V)}$	Output for V-Phase & Bias Voltage Ground for High-Side MOSFET Driving
22	N_W	Negative DC-Link Input for W-Phase
23	W, $V_{S(W)}$	Output for W Phase & Bias Voltage Ground for High-Side MOSFET Driving




Figure 1. Pin Configuration and Internal Block Diagram (Bottom View)

1st Notes:

- Source terminal of each low-side MOSFET is not connected to supply ground or bias voltage ground inside Motion SPM® 5 product. External connections should be made as indicated in Figure 3.

Electrical Characteristics ($T_J = 25^\circ\text{C}$, $V_{CC} = V_{BS} = 15\text{ V}$ unless otherwise specified.)**Inverter Part** (each MOSFET unless otherwise specified.)

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
BV_{DSS}	Drain - Source Breakdown Voltage	$V_{IN} = 0\text{ V}$, $I_D = 1\text{ mA}$ (2nd Note 1)	250	-	-	V
I_{DSS}	Zero Gate Voltage Drain Current	$V_{IN} = 0\text{ V}$, $V_{DS} = 250\text{ V}$	-	-	1	mA
$R_{DS(on)}$	Static Drain - Source Turn-On Resistance	$V_{CC} = V_{BS} = 15\text{ V}$, $V_{IN} = 5\text{ V}$, $I_D = 1.0\text{ A}$	-	1.1	1.7	Ω
V_{SD}	Drain - Source Diode Forward Voltage	$V_{CC} = V_{BS} = 15\text{ V}$, $V_{IN} = 0\text{ V}$, $I_D = -1.0\text{ A}$	-	-	1.2	V
t_{ON}	Switching Times	$V_{PN} = 150\text{ V}$, $V_{CC} = V_{BS} = 15\text{ V}$, $I_D = 1.0\text{ A}$ $V_{IN} = 0\text{ V} \leftrightarrow 5\text{ V}$, Inductive Load $L = 3\text{ mH}$ High- and Low-Side MOSFET Switching (2nd Note 2)	-	810	-	ns
t_{OFF}			-	600	-	ns
t_{rr}			-	140	-	ns
E_{ON}			-	40	-	μJ
E_{OFF}			-	10	-	μJ
RBSOA	Reverse Bias Safe Operating Area	$V_{PN} = 200\text{ V}$, $V_{CC} = V_{BS} = 15\text{ V}$, $I_D = I_{DP}$, $V_{DS} = BV_{DSS}$, $T_J = 150^\circ\text{C}$ High- and Low-Side MOSFET Switching (2nd Note 3)	Full Square			

Control Part (each HVIC unless otherwise specified.)

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
I_{QCC}	Quiescent V_{CC} Current	$V_{CC} = 15\text{ V}$, $V_{IN} = 0\text{ V}$ Applied between V_{CC} and COM	-	-	200	μA
I_{QBS}	Quiescent V_{BS} Current	$V_{BS} = 15\text{ V}$, $V_{IN} = 0\text{ V}$ Applied between $V_{B(U)} - U$, $V_{B(V)} - V$, $V_{B(W)} - W$	-	-	100	μA
UV_{CCD}	Low-Side Under-Voltage Protection (Figure 8)	V_{CC} Under-Voltage Protection Detection Level	7.4	8.0	9.4	V
UV_{CCR}		V_{CC} Under-Voltage Protection Reset Level	8.0	8.9	9.8	V
UV_{BSD}	High-Side Under-Voltage Protection (Figure 9)	V_{BS} Under-Voltage Protection Detection Level	7.4	8.0	9.4	V
UV_{BSR}		V_{BS} Under-Voltage Protection Reset Level	8.0	8.9	9.8	V
V_{TS}	HVIC Temperature Sensing Voltage Output	$V_{CC} = 15\text{ V}$, $T_{HVIC} = 25^\circ\text{C}$ (2nd Note 4)	600	790	980	mV
V_{IH}	ON Threshold Voltage	Logic HIGH Level	-	-	2.9	V
V_{IL}	OFF Threshold Voltage	Logic LOW Level	0.8	-	-	V

Bootstrap Diode Part (each bootstrap diode unless otherwise specified.)

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
V_{FB}	Forward Voltage	$I_F = 0.1\text{ A}$, $T_C = 25^\circ\text{C}$ (2nd Note 5)	-	2.5	-	V
t_{rFB}	Reverse Recovery Time	$I_F = 0.1\text{ A}$, $T_C = 25^\circ\text{C}$	-	80	-	ns

2nd Notes:

- BV_{DSS} is the absolute maximum voltage rating between drain and source terminal of each MOSFET inside Motion SPM® 5 product. V_{PN} should be sufficiently less than this value considering the effect of the stray inductance so that V_{PN} should not exceed BV_{DSS} in any case.
- t_{ON} and t_{OFF} include the propagation delay of the internal drive IC. Listed values are measured at the laboratory test condition, and they can be different according to the field applications due to the effect of different printed circuit boards and wirings. Please see Figure 6 for the switching time definition with the switching test circuit of Figure 7.
- The peak current and voltage of each MOSFET during the switching operation should be included in the Safe Operating Area (SOA). Please see Figure 7 for the RBSOA test circuit that is same as the switching test circuit.
- V_{IS} is only for sensing-temperature of module and cannot shutdown MOSFETs automatically.
- Built-in bootstrap diode includes around 15 Ω resistance characteristic. Please refer to Figure 2.

Recommended Operating Condition

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
V_{PN}	Supply Voltage	Applied between P and N	-	150	200	V
V_{CC}	Control Supply Voltage	Applied between V_{CC} and COM	13.5	15.0	16.5	V
V_{BS}	High-Side Bias Voltage	Applied between V_B and V_S	13.5	15.0	16.5	V
$V_{IN(ON)}$	Input ON Threshold Voltage	Applied between V_{IN} and COM	3.0	-	V_{CC}	V
$V_{IN(OFF)}$	Input OFF Threshold Voltage		0	-	0.6	V
t_{dead}	Blanking Time for Preventing Arm-Short	$V_{CC} = V_{BS} = 13.5 \sim 16.5 \text{ V}$, $T_J \leq 150^\circ\text{C}$	1.0	-	-	μs
f_{PWM}	PWM Switching Frequency	$T_J \leq 150^\circ\text{C}$	-	15	-	kHz




Figure 2. Built-In Bootstrap Diode Characteristics (Typical)

These values depend on PWM control algorithm




Figure 3. Recommended MCU Interface and Bootstrap Circuit with Parameters

3rd Notes:

- Parameters for bootstrap circuit elements are dependent on PWM algorithm. For 15 kHz of switching frequency, typical example of parameters is shown above.
- RC-coupling (R_5 and C_5) and C_4 at each input of Motion SPM 5 product and MCU (Indicated as Dotted Lines) may be used to prevent improper signal due to surge-noise.
- Bold lines should be short and thick in PCB pattern to have small stray inductance of circuit, which results in the reduction of surge-voltage. Bypass capacitors such as C_1 , C_2 and C_3 should have good high-frequency characteristics to absorb high-frequency ripple-current.




Figure 4. Case Temperature Measurement

3rd Notes:

4. Attach the thermocouple on top of the heat-sink of SPM 5 package (between SPM 5 package and heatsink if applied) to get the correct temperature measurement.




Figure 5. Temperature Profile of V_{TS} (Typical)

The diagram illustrates the internal structure of the Motion SPM® 5 product, which is a half-bridge inverter. It features a central control block with pins for VCC, VB, HIN, HO, LIN, VS, COM, LO, and VTS. The VCC and COM pins are connected to a common DC rail, which is also connected to a bootstrap capacitor C_{BS}. The HIN and LIN pins are connected to a square-wave input signal. The HO and LO pins are connected to the gates of two MOSFETs. The MOSFETs are connected to a common source terminal and a drain terminal. The drain terminal is connected to a load inductor L, which is in series with a load resistor R_L. The load is connected to a DC source V_{DC}. The drain-source voltage V_{DS} is shown as a square wave, and the drain current I_D is shown as a pulse-width modulated (PWM) signal.

The diagram illustrates the UV Protection Status logic. The **Input Signal** is a periodic square wave. The **UV Protection Status** is initially in the **RESET** state. When the **Low-side Supply, V_{CC}** drops below the **UV_{CCD}** threshold, the status transitions to **DETECTION**. When V_{CC} rises above the **UV_{CCR}** threshold, the status returns to **RESET**. The **MOSFET Current** is shown as a series of pulses that occur only when the UV Protection Status is in the **RESET** state, indicating that the MOSFET is only driven when the supply is within safe operating limits.

The diagram illustrates the UV Protection Status logic. The **Input Signal** is a periodic square wave. The **UV Protection Status** signal is **RESET** when the input signal is high and transitions to **DETECTION** when the input signal goes low. The **High-side Supply, V_{BS}** is shown as a ramp that decreases during the **DETECTION** phase. Two threshold levels are marked: UV_{BSD} (UV Bias Sense Detect) and UV_{BSR} (UV Bias Sense Release). The **MOSFET Current** shows pulses that occur when the input signal is high and the UV Protection Status is **RESET**. During the **DETECTION** phase, the MOSFET current drops to zero. The current resumes when the input signal returns to high and the UV Protection Status returns to **RESET**.

www.fairchildsemi.com









Figure 10. Example of Application Circuit

4th Notes:

1. About pin position, refer to Figure 1.
2. RC-coupling (R_5 and C_5 , R_4 and C_6) and C_4 at each input of Motion SPM® 5 product and MCU are useful to prevent improper input signal caused by surge-noise.
3. The voltage-drop across R_3 affects the low-side switching performance and the bootstrap characteristics since it is placed between COM and the source terminal of the low-side MOSFET. For this reason, the voltage-drop across R_3 should be less than 1 V in the steady-state.
4. Ground-wires and output terminals, should be thick and short in order to avoid surge-voltage and malfunction of HVIC.
5. All the filter capacitors should be connected close to Motion SPM 5 product, and they should have good characteristics for rejecting high-frequency ripple current.

Detailed Package Outline Drawings (FSB50325A)



NOTES: UNLESS OTHERWISE SPECIFIED
 A) THIS PACKAGE DOES NOT COMPLY TO ANY CURRENT PACKAGING STANDARD
 B) ALL DIMENSIONS ARE IN MILLIMETERS
 C) DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLD FLASH, AND TIE BAR EXTRUSIONS
 D) () IS REFERENCE
 E) [] IS ASS'Y QUALITY
 F) DRAWING FILENAME: MOD23DCREV2.0
 G) FAIRCHILD SEMICONDUCTOR


LAND PATTERN RECOMMENDATIONS

Package drawings are provided as a service to customers considering Fairchild components. Drawings may change in any manner without notice. Please note the revision and/or data on the drawing and contact a FairchildSemiconductor representative to verify or obtain the most recent revision. Package specifications do not expand the terms of Fairchild's worldwide terms and conditions, specifically the warranty therein, which covers Fairchild products.

Always visit Fairchild Semiconductor's online packaging area for the most recent package drawings:

<http://www.fairchildsemi.com/dwg/MO/MOD23DC.pdf>

Detailed Package Outline Drawings (FSB50325AT)



NOTES: UNLESS OTHERWISE SPECIFIED
 A) THIS PACKAGE DOES NOT COMPLY TO ANY CURRENT PACKAGING STANDARD
 B) ALL DIMENSIONS ARE IN MILLIMETERS
 C) DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLD FLASH, AND TIE BAR EXTRUSIONS
 D) () IS REFERENCE
 E) [] IS ASS'Y QUALITY
 F) DRAWING FILENAME: MOD23DFREV2.0
 G) FAIRCHILD SEMICONDUCTOR

LAND PATTERN RECOMMENDATIONS

Package drawings are provided as a service to customers considering Fairchild components. Drawings may change in any manner without notice. Please note the revision and/or data on the drawing and contact a FairchildSemiconductor representative to verify or obtain the most recent revision. Package specifications do not expand the terms of Fairchild's worldwide terms and conditions, specifically the warranty therein, which covers Fairchild products.

Always visit Fairchild Semiconductor's online packaging area for the most recent package drawings:

<http://www.fairchildsemi.com/dwg/MO/MOD23DF.pdf>



TRADEMARKS

The following includes registered and unregistered trademarks and service marks, owned by Fairchild Semiconductor and/or its global subsidiaries, and is not intended to be an exhaustive list of all such trademarks.

AccuPower™
AX-CAP®*
BitSiC™
Build it Now™
CorePLUS™
CorePOWER™
CROSSVOLT™
CTL™
Current Transfer Logic™
DEUXPEED®
Dual Cool™
EcoSPARK®
EfficientMax™
ESBC™
F®
Fairchild®
Fairchild Semiconductor®
FACT Quiet Series™
FACT®
FAST®
FastvCore™
FETBench™
FPS™

F-PFS™
FRFET™
Global Power Resource™
GreenBridge™
Green FPS™
Green FPS™ e-Series™
Gmax™
GTO™
IntelliMAX™
ISOPLANAR™
Making Small Speakers Sound Louder and Better™
MegaBuck™
MICROCOUPLER™
MicroFET™
MicroPak™
MicroPak2™
MillerDrive™
MotionMax™
mWSaver®
OptoHi™
OPTOLOGIC®
OPTOPLANAR®

®
PowerTrench®
PowerXS™
Programmable Active Droop™
QFET®
QS™
Quiet Series™
RapidConfigure™
™
Saving our world, 1mW/W/kW at a time™
SignalWise™
SmartMax™
SMART START™
Solutions for Your Success™
SPM®
STEALTH™
SuperFET®
SuperSOT™-3
SuperSOT™-6
SuperSOT™-8
SupreMOS®
SyncFET™

Sync-Lock™
 SYSTEM GENERAL®
TinyBoost®
TinyBuck®
TinyCalc™
TinyLogic®
TINYOPTO™
TinyPower™
TinyPWM™
TinyWire™
TranSiC™
TriFault Detect™
TRUECURRENT®*
µSerDes™
 SerDes®
UHC®
Ultra FRFET™
UniFET™
VCX™
VisualMax™
VoltagePlus™
XS™

* Trademarks of System General Corporation, used under license by Fairchild Semiconductor.

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION, OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.
2. A critical component in any component of a life support, device, or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

ANTI-COUNTERFEITING POLICY

Fairchild Semiconductor Corporation's Anti-Counterfeiting Policy. Fairchild's Anti-Counterfeiting Policy is also stated on our external website, www.fairchildsemi.com, under Sales Support.

Counterfeiting of semiconductor parts is a growing problem in the industry. All manufacturers of semiconductor products are experiencing counterfeiting of their parts. Customers who inadvertently purchase counterfeit parts experience many problems such as loss of brand reputation, substandard performance, failed applications, and increased cost of production and manufacturing delays. Fairchild is taking strong measures to protect ourselves and our customers from the proliferation of counterfeit parts. Fairchild strongly encourages customers to purchase Fairchild parts either directly from Fairchild or from Authorized Fairchild Distributors who are listed by country on our web page cited above. Products customers buy either from Fairchild directly or from Authorized Fairchild Distributors are genuine parts, have full traceability, meet Fairchild's quality standards for handling and storage and provide access to Fairchild's full range of up-to-date technical and product information. Fairchild and our Authorized Distributors will stand behind all warranties and will appropriately address any warranty issues that may arise. Fairchild will not provide any warranty coverage or other assistance for parts bought from Unauthorized Sources. Fairchild is committed to combat this global problem and encourage our customers to do their part in stopping this practice by buying direct or from authorized distributors.

PRODUCT STATUS DEFINITIONS

Definition of Terms

Datasheet Identification	Product Status	Definition
Advance Information	Formative / In Design	Datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	Datasheet contains preliminary data; supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.
No Identification Needed	Full Production	Datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve the design.
Obsolete	Not In Production	Datasheet contains specifications on a product that is discontinued by Fairchild Semiconductor. The datasheet is for reference information only.

Rev. I66