

#### **FEATURES**

- Fast 35ns Read/Write Cycle
- SRAM Compatible Timing, Uses Existing SRAM Controllers Without Redesign
- Unlimited Read & Write Endurance
- Data Always Non-volatile for >20 years at Temperature
- One Memory Replaces Flash, SRAM, EEPROM and BBSRAM in System for Simpler, More Efficient Design
- Replace battery-backed SRAM solutions with MRAM to eliminate battery assembly, improving reliability
- 3.3 Volt Power Supply
- Automatic Data Protection on Power Loss
- Commercial, Industrial, Automotive Temperatures
- RoHS-Compliant SRAM TSOP2 Package
- RoHS-Compliant SRAM BGA Package
- AEC-O100 Grade 1 Qualified

# 512K x 8 MRAM Memory







### **INTRODUCTION**

The MR2A08A is a 4,194,304-bit magnetoresistive random access memory (MRAM) device organized as 524,288 words of 8 bits. The MR2A08A offers SRAM compatible 35ns read/write timing with unlimited endurance. Data is always non-volatile for greater than 20 years. Data is automatically protected on power loss by low-voltage inhibit circuitry to prevent writes with voltage out of specification.

The MR2A08A is the ideal memory solution for applications that must permanently store and retrieve critical data and programs quickly.

The MR2A08A is available in a small footprint 400-mil, 44-lead plastic small-outline TSOP type 2 package or an 8 mm x 8 mm, 48-pin ball grid array (BGA) package with 0.75 mm ball centers. These packages are compatible with similar low-power SRAM products and other non-volatile RAM products.

The MR2A08A provides highly reliable data storage over a wide range of temperatures. The product is offered with commercial temperature range (0 to +70 °C), industrial temperature range (-40 to +85 °C), and AEC-Q100 Grade 1 temperature range (-40 to +125 °C) options.

#### **CONTENTS**

| 1. DEVICE PIN ASSIGNMENT     | 2  |
|------------------------------|----|
| 2. ELECTRICAL SPECIFICATIONS | 4  |
| 3. TIMING SPECIFICATIONS     | 7  |
| 4. ORDERING INFORMATION      | 11 |
| 5. MECHANICAL DRAWING        | 12 |
| 6. REVISION HISTORY          | 14 |
| How to Reach Us              | 14 |

# 1. DEVICE PIN ASSIGNMENT


OUTPUT G **ENABLE OUTPUT ENABLE BUFFER** A[18:0] **ADDRESS** 10 ROW **BUFFER** COLUMN DECODER DECODER CHIP Ē OUTPUT 8 8, **ENABLE** SENSE **BUFFER BUFFER AMPS** 512k x 8 BIT **MEMORY** WRITE  $\overline{\mathsf{W}}$ ARRAY **ENABLE FINAL BUFFER** WRITE WRITE - DQ[7:0] DRIVER **DRIVERS** WRITE ENABLE

Figure 1.1 Block Diagram

**Table 1.1 Pin Functions** 

| Signal Name     | Function  |
|-----------------|---|
| А               | Address Input   |
| Ē               | Chip Enable   |
| $\overline{w}$  | Write Enable  |
| G               | Output Enable   |
| DQ              | Data I/O  |
| V <sub>DD</sub> | Power Supply  |
| V <sub>ss</sub> | Ground  |
| DC              | Do Not Connect  |
| NC              | No Connection - Pin 2, 43 (TSOPII); Ball H6, G2 (BGA) Reserved For Future Expansion |

Figure 1.2 Pin Diagrams for Available Packages (Top View)



G  $\left(A_{2}\right)$ DC (DC)  $\left(A_{o}\right)$  $\left(A_{1}\right)$ E DC (DC) (DQ<sub>0</sub> (NC)  $\left(A_{5}\right)$  $\left(A_{6}\right)$ (NC) (DQ<sub>4</sub>) C (DQ<sub>1</sub>) (DQ<sub>5</sub>) Vss (A<sub>17</sub>) (VDD) D  $\left(DQ_{2}\right)$  $\left(DQ_{6}\right)$  $\left(V_{SS}\right)$ (V<sub>DD</sub>) (DC) A<sub>16</sub> (nc)(DQ<sub>7</sub>) DQ₃ ( A<sub>14</sub>) A<sub>15</sub> (NC) (NC) $\left(\overline{\mathsf{w}}\right)$ (NC)  $\left(A_{12}\right)$  $\left(A_{13}\right)$ (NC)A<sub>8</sub>  $A_9$ A<sub>10</sub> A<sub>11</sub> (NC)

44 Pin TSOP2

48 Pin FBGA

**Table 1.2 Operating Modes** 

| Ē <sup>1</sup> | <u>G</u> 1 | <b>W</b> ¹ | Mode V <sub>DD</sub> Current |                                   | DQ[7:0] <sup>2</sup> |
|----------------|------------|------------|------------------------------|-----------------------------------|----------------------|
| Н              | Х          | Χ          | Not selected                 | <sub>SB1</sub> ,   <sub>SB2</sub> | Hi-Z                 |
| L              | Н          | Н          | Output disabled              | l <sub>DDR</sub>                  | Hi-Z                 |
| L              | L          | Н          | Byte Read                    | l <sub>DDR</sub>                  | $D_Out$              |
| L              | Х          | L          | Byte Write                   | l <sub>DDW</sub>                  | D <sub>in</sub>      |

 $<sup>^{1}</sup>$  H = high, L = low, X = don't care

<sup>&</sup>lt;sup>2</sup> Hi-Z = high impedance

## 2. ELECTRICAL SPECIFICATIONS

#### **Absolute Maximum Ratings**

This device contains circuitry to protect the inputs against damage caused by high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage greater than maximum rated voltages to these high-impedance (Hi-Z) circuits.

The device also contains protection against external magnetic fields. Precautions should be taken to avoid application of any magnetic field more intense than the maximum field intensity specified in the maximum ratings.

Table 2.1 Absolute Maximum Ratings<sup>1</sup>

| Symbol                 | Parameter                                     | Temp Range       | Package    | Value                         | Unit |
|------------------------|---|------------------|------------|-------------------------------|------|
| V <sub>DD</sub>        | Supply voltage <sup>2</sup>                   | -                | -          | -0.5 to 4.0                   | V    |
| V <sub>IN</sub>        | Voltage on any pin <sup>2</sup>               | -                | -          | -0.5 to V <sub>DD</sub> + 0.5 | V    |
| I <sub>OUT</sub>       | Output current per pin                        | -                | -          | ±20                           | mA   |
| P <sub>D</sub>         | Package power dissipation <sup>3</sup>        | -                | Note 3     | 0.600                         | W    |
|                        |   | Commercial       | -          | -10 to 85                     |      |
| T <sub>BIAS</sub>      | Temperature under bias                        | Industrial       | -          | -45 to 95                     | _ ℃  |
|                        |   | AEC-Q100 Grade 1 | -          | -45 to 130                    |      |
| T <sub>stg</sub>       | Storage Temperature                           | -                | -          | -55 to 150                    | °C   |
| $T_{Lead}$             | Lead temperature during solder (3 minute max) | -                | -          | 260                           | °C   |
|                        |   | Commercial       | TSOP2, BGA | 2,000                         |      |
|                        | Maximum magnetic field during                 |                  | BGA        | 2,000                         | ]    |
| H <sub>max_write</sub> | write   | Industrial       | TSOP2      | 10,000                        | A/m  |
|                        |   | AEC-Q100 Grade 1 | TSOP2      | 2,000                         |      |
|                        |   | Commercial       | TSOP2, BGA | 8,000                         |      |
| l                      | Maximum magnetic field during                 |                  | BGA        | 8,000                         | ] ,  |
| $H_{max\_read}$        | read or standby                               | Industrial       | TSOP2      | 10,000                        | A/m  |
|                        |   | AEC-Q100 Grade 1 | TSOP2      | 8,000                         |      |

#### Notes:

- 1. Permanent device damage may occur if absolute maximum ratings are exceeded. Functional operation should be restricted to recommended operating conditions. Exposure to excessive voltages or magnetic fields could affect device reliability.
- 2. All voltages are referenced to V<sub>ss</sub>.
- 3. Power dissipation capability depends on package characteristics and use environment.

| Parameter   | Symbol               | Min               | Typical | Max              | Unit |
|---|----------------------|-------------------|---------|------------------|------|
| Power supply voltage <sup>1</sup>   | $V_{_{\mathrm{DD}}}$ | 3.0               | 3.3     | 3.6              | V    |
| Write inhibit voltage   | V <sub>wi</sub>      | 2.5               | 2.7     | 3.0 ¹            | V    |
| Input high voltage  | V <sub>IH</sub>      | 2.2               | -       | $V_{DD} + 0.3^2$ | V    |
| Input low voltage   | V <sub>IL</sub>      | -0.5 <sup>3</sup> | -       | 0.8              | V    |
| Temperature under bias  MR2A08A (Commercial)  MR2A08AC (Industrial)  MR2A08AM (AFC-O100 Grade 1)4 | T <sub>A</sub>       | 0<br>-40<br>-40   |         | 70<br>85<br>125  | °C   |

**Table 2.2 Operating Conditions** 

#### **Power Up and Power Down Sequencing**

The MRAM is protected from write operations whenever  $V_{DD}$  is less than  $V_{WI}$ . As soon as  $V_{DD}$  exceeds  $V_{DD}$  (min), there is a startup time of 2 ms before read or write operations can start. This time allows memory power supplies to stabilize.

The  $\overline{E}$  and  $\overline{W}$  control signals should track  $V_{DD}$  on power up to  $V_{DD}$ - 0.2 V or  $V_{IH}$  (whichever is lower) and remain high for the startup time. In most systems, this means that these signals should be pulled up with a resistor so that signal remains high if the driving signal is Hi-Z during power up. Any logic that drives  $\overline{E}$  and  $\overline{W}$  should hold the signals high with a power-on reset signal for longer than the startup time.

During power loss or brownout where  $V_{DD}$  goes below  $V_{WV}$  writes are protected and a startup time must be observed when power returns above  $V_{DD}$  (min).




Figure 2.1 Power Up and Power Down Diagram

<sup>&</sup>lt;sup>1</sup> There is a 2 ms startup time once  $V_{DD}$  exceeds  $V_{DD}$  (min). See **Power Up and Power Down Sequencing** below.

 $<sup>^2</sup>$   $V_{IH}(max) = V_{DD} + 0.3 V_{DC}$ ;  $V_{IH}(max) = V_{DD} + 2.0 V_{AC}$  (pulse width  $\leq 10$  ns) for  $I \leq 20.0$  mA.

 $<sup>^3</sup>$   $V_{\parallel}$  (min) = -0.5  $V_{DC}$ ;  $V_{\parallel}$  (min) = -2.0  $V_{AC}$  (pulse width  $\leq$  10 ns) for  $I \leq$  20.0 mA.

<sup>&</sup>lt;sup>4</sup> AEC-Q100 Grade 1 temperature profile assumes 10% duty cycle at maximum temperature (2-years out of 20-year life)

**Table 2.3 DC Characteristics** 

| Parameter  | Symbol              | Min                          | Max                          | Unit |
|--|---------------------|------------------------------|------------------------------|------|
| Input leakage current  | l <sub>lkg(l)</sub> | -                            | ±1                           | μΑ   |
| Output leakage current   | l <sub>lkg(O)</sub> | -                            | ±1                           | μΑ   |
| Output low voltage $(I_{OL} = +4 \text{ mA})$ $(I_{OL} = +100 \mu\text{A})$  | V <sub>OL</sub>     | ı                            | 0.4<br>V <sub>ss</sub> + 0.2 | V    |
| Output high voltage $(I_{OL} = -4 \text{ mA})$ $(I_{OL} = -100 \mu\text{A})$ | V <sub>OH</sub>     | 2.4<br>V <sub>DD</sub> - 0.2 | -                            | V    |

**Table 2.4 Power Supply Characteristics** 

| Parameter  | Symbol                  | Typical        | Max               | Unit |
|--|-------------------------|----------------|-------------------|------|
| AC active supply current - read modes <sup>1</sup> $(I_{OUT} = 0 \text{ mA}, V_{DD} = \text{max})$   | <b>I</b> <sub>DDR</sub> | 30             | 66                | mA   |
| AC active supply current - write modes <sup>1</sup> (V <sub>DD</sub> = max)  Commercial Grade Industrial Grade AEC-Q100 Grade  | l <sub>DDW</sub>        | 90<br>90<br>90 | 135<br>135<br>135 | mA   |
| AC standby current $(V_{DD} = max, \overline{E} = V_{IH})$ no other restrictions on other inputs   | I <sub>SB1</sub>        | 13             | 20                | mA   |
| CMOS standby current $(\overline{E} \geq V_{DD} - 0.2 \text{ V and } V_{In} \leq V_{SS} + 0.2 \text{ V or } \geq V_{DD} - 0.2 \text{ V})$ $(V_{DD} = \text{max, f} = 0 \text{ MHz})$ | I <sub>SB2</sub>        | 8              | 10                | mA   |

<sup>&</sup>lt;sup>1</sup> All active current measurements are measured with one address transition per cycle and at minimum cycle time.

# 3. TIMING SPECIFICATIONS

Table 3.1 Capacitance<sup>1</sup>


| Parameter                 | Symbol           | Typical | Max | Unit |
|---------------------------|------------------|---------|-----|------|
| Address input capacitance | C <sub>In</sub>  | -       | 6   | pF   |
| Control input capacitance | C <sub>In</sub>  | -       | 6   | pF   |
| Input/Output capacitance  | C <sub>I/O</sub> | -       | 8   | рF   |

 $<sup>^1~</sup>$  f = 1.0 MHz, dV = 3.0 V,  $\rm T_A$  = 25 °C, periodically sampled rather than 100% tested.


**Table 3.2 AC Measurement Conditions** 

| Parameter   | Value   | Unit |
|---|---|------|
| Logic input timing measurement reference level    | 1.5   | V    |
| Logic output timing measurement reference level   | 1.5   | V    |
| Logic input pulse levels                          | 0 or 3.0  | V    |
| Input rise/fall time                              | 2   | ns   |
| Output load for low and high impedance parameters | ow and high impedance parameters See Figure 3.1 |      |
| Output load for all other timing parameters       | See Figure 3.2                                  |      |

Figure 3.1 Output Load Test Low and High



**Figure 3.2 Output Load Test All Others** 




### **Read Mode**

Table 3.3 Read Cycle Timing<sup>1</sup>

| Parameter                                       | Symbol            | Min | Max | Unit |
|---|-------------------|-----|-----|------|
| Read cycle time                                 | t <sub>AVAV</sub> | 35  | -   | ns   |
| Address access time                             | t <sub>AVQV</sub> | -   | 35  | ns   |
| Enable access time <sup>2</sup>                 | t <sub>ELQV</sub> | -   | 35  | ns   |
| Output enable access time                       | t <sub>GLQV</sub> | -   | 15  | ns   |
| Output hold from address change                 | t <sub>AXQX</sub> | 3   | -   | ns   |
| Enable low to output active <sup>3</sup>        | t <sub>ELQX</sub> | 3   | -   | ns   |
| Output enable low to output active <sup>3</sup> | t <sub>GLQX</sub> | 0   | 1   | ns   |
| Enable high to output Hi-Z <sup>3</sup>         | t <sub>EHQZ</sub> | 0   | 15  | ns   |
| Output enable high to output Hi-Z <sup>3</sup>  | t <sub>GHQZ</sub> | 0   | 10  | ns   |


 $<sup>\</sup>overline{W}$  is high for read cycle. Power supplies must be properly grounded and decoupled, and bus contention conditions must be minimized or eliminated during read or write cycles.

Figure 3.3A Read Cycle 1



Note: Device is continuously selected ( $\overline{E} \le V_{IL}, \overline{G} \le V_{IL}$ ).

Figure 3.3B Read Cycle 2



8

<sup>&</sup>lt;sup>2</sup> Addresses valid before or at the same time  $\overline{E}$  goes low.

 $<sup>^3</sup>$  This parameter is sampled and not 100% tested. Transition is measured  $\pm 200$  mV from the steady-state voltage.


Timing Specifications MR2A08A

Table 3.4 Write Cycle Timing 1 (W Controlled)<sup>1</sup>

| Parameter                                | Symbol                                 | Min | Max | Unit |
|--|--|-----|-----|------|
| Write cycle time <sup>2</sup>            | t <sub>AVAV</sub>                      | 35  | -   | ns   |
| Address set-up time                      | t <sub>AVWL</sub>                      | 0   | -   | ns   |
| Address valid to end of write (G high)   | t <sub>avwh</sub>                      | 18  | -   | ns   |
| Address valid to end of write (G low)    | t <sub>avwh</sub>                      | 20  | -   | ns   |
| Write pulse width (G high)               | t <sub>wlwh</sub><br>t <sub>wleh</sub> | 15  | -   | ns   |
| Write pulse width (G low)                | t <sub>wlwh</sub><br>t <sub>wleh</sub> | 15  | -   | ns   |
| Data valid to end of write               | t <sub>DVWH</sub>                      | 10  | -   | ns   |
| Data hold time                           | t <sub>whdx</sub>                      | 0   | -   | ns   |
| Write low to data Hi-Z <sup>3</sup>      | t <sub>wlQZ</sub>                      | 0   | 12  | ns   |
| Write high to output active <sup>3</sup> | t <sub>whQX</sub>                      | 3   | -   | ns   |
| Write recovery time                      | t <sub>whax</sub>                      | 12  | -   | ns   |

All write occurs during the overlap of  $\overline{E}$  low and  $\overline{W}$  low. Power supplies must be properly grounded and decoupled and bus contention conditions must be minimized or eliminated during read and write cycles. If  $\overline{G}$  goes low at the same time or after  $\overline{W}$  goes low, the output will remain in a high impedance state. After  $\overline{W}$  or  $\overline{E}$  has been brought high, the signal must remain in steady-state high for a minimum of 2 ns. The minimum time between  $\overline{E}$  being asserted low in one cycle to  $\overline{E}$  being asserted low in a subsequent cycle is the same as the minimum cycle time allowed for the device.

Figure 3.4 Write Cycle Timing 1 (W Controlled)



<sup>&</sup>lt;sup>2</sup> All write cycle timings are referenced from the last valid address to the first transition address.

<sup>&</sup>lt;sup>3</sup> This parameter is sampled and not 100% tested. Transition is measured ±200 mV from the steady-state voltage. At any given voltage or temperature, t<sub>WLOZ</sub>(max) < t<sub>WHOX</sub>(min)

MR2A08A


Table 3.5 Write Cycle Timing 2 (E Controlled) 1

| Parameter                                   | Symbol                                 | Min | Max | Unit |
|---|--|-----|-----|------|
| Write cycle time <sup>2</sup>               | t <sub>AVAV</sub>                      | 35  | -   | ns   |
| Address set-up time                         | t <sub>AVEL</sub>                      | 0   | -   | ns   |
| Address valid to end of write (G high)      | t <sub>AVEH</sub>                      | 18  | -   | ns   |
| Address valid to end of write (G low)       | t <sub>AVEH</sub>                      | 20  | -   | ns   |
| Enable to end of write (G high)             | t <sub>ELEH</sub><br>t <sub>ELWH</sub> | 15  | -   | ns   |
| Enable to end of write (G low) <sup>3</sup> | t <sub>ELEH</sub><br>t <sub>ELWH</sub> | 15  | -   | ns   |
| Data valid to end of write                  | t <sub>DVEH</sub>                      | 10  | -   | ns   |
| Data hold time                              | t <sub>EHDX</sub>                      | 0   | -   | ns   |
| Write recovery time                         | t <sub>EHAX</sub>                      | 12  | -   | ns   |

All write occurs during the overlap of  $\overline{E}$  low and  $\overline{W}$  low. Power supplies must be properly grounded and decoupled and bus contention conditions must be minimized or eliminated during read and write cycles. If  $\overline{G}$  goes low at the same time or after  $\overline{W}$  goes low, the output will remain in a high impedance state. After  $\overline{W}$  or  $\overline{E}$  has been brought high, the signal must remain in steady-state high for a minimum of 2 ns. The minimum time between  $\overline{E}$  being asserted low in one cycle to  $\overline{E}$  being asserted low in a subsequent cycle is the same as the minimum cycle time allowed for the device.

- <sup>2</sup> All write cycle timings are referenced from the last valid address to the first transition address.
- <sup>3</sup> If E goes low at the same time or after W goes low, the output will remain in a high-impedance state. If E goes high at the same time or before W goes high, the output will remain in a high-impedance state.


Figure 3.5 Write Cycle Timing 2 (E Controlled)



10

# 4. ORDERING INFORMATION

**Figure 4.1 Part Numbering System** 





**Table 4.1 Available Parts** 


| Part Number   | Description                        | Package  | Ship Pack   | Temp Range     |
|---------------|------------------------------------|----------|-------------|----------------|
| MR2A08AYS35   | 3.3 V 512Kx8 MRAM Commercial       | 44-TSOP2 | Tray        | 0 to +70 °C    |
| MR2A08ACYS35  | 3.3 V 512Kx8 MRAM Industrial       | 44-TSOP2 | Tray        | -40 to +85 °C  |
| MR2A08AMYS35  | 3.3 V 512Kx8 MRAM AEC-Q100 Grade 1 | 44-TSOP2 | Tray        | -40 to +125 °C |
| MR2A08AYS35R  | 3.3 V 512Kx8 MRAM Commercial       | 44-TSOP2 | Tape & Reel | 0 to +70 °C    |
| MR2A08ACYS35R | 3.3 V 512Kx8 MRAM Industrial       | 44-TSOP2 | Tape & Reel | -40 to +85 °C  |
| MR2A08AMYS35R | 3.3 V 512Kx8 MRAM AEC-Q100 Grade 1 | 44-TSOP2 | Tape & Reel | -40 to +125 °C |
| MR2A08AMA35   | 3.3 V 512Kx8 MRAM Commercial       | 48-BGA   | Tray        | 0 to +70 °C    |
| MR2A08ACMA35  | 3.3 V 512Kx8 MRAM Industrial       | 48-BGA   | Tray        | -40 to +85 °C  |
| MR2A08AMA35R  | 3.3 V 512Kx8 MRAM T&R Commercial   | 48-BGA   | Tape & Reel | 0 to +70 °C    |
| MR2A08ACMA35R | 3.3 V 512Kx8 MRAM T&R Industrial   | 48-BGA   | Tape & Reel | -40 to +85 °C  |

# 5. MECHANICAL DRAWING

Figure 5.1 TSOP2








#### **Print Version Not To Scale**

- 1. Dimensions and tolerances per ASME Y14.5M 1994.
- 2. Dimensions in Millimeters.
- Dimensions do not include mold protrusion.
- \_\_\_\_\_\_\_ Dimension does not include DAM bar protrusions.

  DAM Bar protrusion shall not cause the lead width to exceed 0.58.

Figure 5.2 FBGA



#### **Print Version Not To Scale**

- 1. Dimensions in Millimeters.
- 2. Dimensions and tolerances per ASME Y14.5M 1994.
- 3. Maximum solder ball diameter measured parallel to DATUM A
- <u>A.</u> DATUM A, the seating plane is determined by the spherical crowns of the solder balls.
- 25. Parallelism measurement shall exclude any effect of mark on top surface of package.

## **6. REVISION HISTORY**

| Revision | Date           | Description of Change   |  |
|----------|----------------|---|--|
| 1        | Oct 29, 2007   | Designate pin 23, 24, 42 of TSOPII as DC "Don't Connect" pins since these pins should remain floating at all times. Functional operation of E2 pin defined.   |  |
| 2        | Sep 12, 2008   | Reformat Datasheet for Everspin, Delete E2 pin Function, Add BGA Package Information Add Tape & Reel Part Numbers, Add Power Sequencing Info, Correct IOH Spec For VOH to -100 uA, Correct ac Test Conditions   |  |
| 3        | Apr 10, 2009   | Add typical and worst case current specifications   |  |
| 4        | July 6, 2009   | Changed datasheet from Preliminary to Production except where noted. Updated format.  |  |
| 5        | Dec 16, 2011   | Added AEC-Q100 Grade 1 temp performance specifications to Table 2.1, Table 2.2, addition of AEC-Q100 Grade 1 and revision of I <sub>DDW</sub> Typical values in Table 2.4. AEC-Q100 Grade 1 ordering options added to Figure 4.1 and Table 4.1. Changed TSOP-II to TSOP2 everywhere. New logo design. Cosmetic revision to Table 2.1. |  |
| 6        | August 2, 2012 | Improved magnetic immunity for Industrial and Extended Grades. Revised Power Up/Power Down Diagram.   |  |

#### **How to Reach Us:**

Home Page: www.everspin.com

#### E-Mail:

support@everspin.com orders@everspin.com sales@everspin.com

#### **USA/Canada/South and Central America**

Everspin Technologies 1347 N. Alma School Road, Suite 220 Chandler, Arizona 85224 +1-877-347-MRAM (6726) +1-480-347-1111

# Europe, Middle East and Africa

support.europe@everspin.com

#### Japan

support.japan@everspin.com

#### **Asia Pacific**

support.asia@everspin.com

Information in this document is provided solely to enable system and software implementers to use Everspin Technologies products. There are no express or implied licenses granted hereunder to design or fabricate any integrated circuit or circuits based on the information in this document. Everspin Technologies reserves the right to make changes without further notice to any products herein. Everspin makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Everspin Technologies assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters, which may be provided in Everspin Technologies data sheets and/ or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters including "Typicals" must be validated for each customer application by customer's technical experts. Everspin Technologies does not convey any license under its patent rights nor the rights of others. Everspin Technologies products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Everspin Technologies product could create a situation where personal injury or death may occur. Should Buyer purchase or use Everspin Technologies products for any such unintended or unauthorized application, Buyer shall indemnify and hold Everspin Technologies and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Everspin Technologies was negligent regarding the design or manufacture of the part. Everspin™ and the Everspin logo are trademarks of Everspin Technologies, Inc. All other product or service names are the property of their respective owners.

©Everspin Technologies, Inc. 2012

#### File Name:

EST00170\_MR2A08A\_Datasheet\_\_Rev6.pdf



# **Mouser Electronics**

**Authorized Distributor** 

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

# **Everspin Technologies:**

<u>MR2A08ACMA35</u> <u>MR2A08ACMA35R</u> <u>MR2A08ACYS35</u> <u>MR2A08ACYS35R</u> <u>MR2A08AMA35</u> <u>MR2A08AMA35R</u> MR2A08AMYS35 MR2A08AMYS35R MR2A08AYS35 MR2A08AYS35R