

General Description

The AD7524 and MAX7624 are CMOS 8-bit digital-toanalog converters (DAC) which will interface directly with most microprocessors. On-chip input latches make the DAC interface similar to a RAM write cycle where CS and WR are the only control inputs required.

Linearity up to ±% LSB is available (AD7524L/C/U grades) and power consumption is less than 10mW. Monotonicity is guaranteed over the full temperature range.


For the AD7524, +5V TTL and CMOS logic compatibility is guaranteed when using +5V power. Over the supply range of +5V to +15V, all logic inputs are high voltage CMOS compatible.

The MAX7624 has +5V TTL/CMOS compatible inputs for a +12V to +15V supply range.

Applications

μP Controlled Gain Function Generators Bus Structured Instruments Automatic Test Equipment Digital Control Systems

Typical Operating Circuit



♦ Microprocessor Compatible

- On-Chip Data Latches
- Guaranteed Monotonic Over Temp.
- Low Power Consumption
- 8, 9, and 10-Bit Linearity
- ▶ AD7524 TTL/CMOS Compatible at +5V
- ♦ MAX7624 TTL/CMOS Compatible at +12V to +15V

Ordering Information


Features

PART	TEMP. RANGE	PACKAGE*	ERROR
AD7524JN	0°C to +70°C	Plastic DIP	±½ LSB
AD7524KN	0°C to +70°C	Plastic DIP	±¼ LSB
AD7524LN	0°C to +70°C	Plastic DIP	±% LSB
AD7524JCSE	0°C to +70°C	Small Outline	±½ LSB
AD7524KCSE	0°C to +70°C	Small Outline	±¼ LSB
AD7524LCSE	0°C to +70°C	Small Outline	±% LSB
AD7524JC/D	0°C to +70°C	Dice	±½ LSB
AD7524AD	-25°C to +85°C	Ceramic	±% LSB
AD7524BD	-25°C to +85°C	Ceramic	±¼ LSB
AD7524CD	-25°C to +85°C	Ceramic	±% LSB

- All devices 16 lead packages
- Maxim reserves the right to ship Ceramic packages in lieu of CERDIP packages

(Ordering Information continued on last page)

Pin Configuration



/VI/IXI/VI

Maxim Integrated Products 2-41

is a registered trademark of Maxim Integrated Products

ABSOLUTE MAXIMUM RATINGS-AD7524, MAX7624

V _{DD} to GND0.3V, +17V	Operating Temperature Ranges (continued)
V _{BEE} to GND±25V	AD7524AD, AQ, BD, BQ, CD, CQ25°C to +85°C
V _{REB} to GND	MAX7624EPE40°C to +85°C
Digital Input Voltage to GND0.3V to V _{DD} + 0.3V	AD7524SD, SQ, TD, TQ, UD, UQ
OUT1, OUT2 to GND0.3V, V _{DD}	MAX7624MJE55°C to +125°C
Operating Temperature Ranges	Storage Temperature Range65°C to +160°C
AD7524JN, KN, LN, JCSE, KCSE, LCSE	Power Dissipation (any Package) to +75°C 450mW
MAX7624CPE, CSE 0°C to +70°C	Derate Above +75°C by 6 mW/°C
117 077 02 107 21, 002	Lead Temperature (Soldering 10 seconds) +300°C

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the devices. These are stress ratings only, and functional operation of the device at these or any other conditions above those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum ratings conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS—AD7524, +5V Operation

 $(V_{DD} = +5V; V_{REF} = +10V; V_{OUT1} = V_{OUT2} = 0V; T_A = T_{MIN} \text{ to } T_{MAX} \text{ unless otherwise noted})$

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS
DC ACCURACY	·						
Resolution				8			Bits
Relative Accuracy	INL	J,A,S K,B,T L,C,U				±1/2 ±1/2 ±1/2	LSB
Differential Non-Linearity	DNL	All Grades Guaranteed Monotonic Over Temp.				±1	LSB
Gain Error (Note 1)		T _A = 25°C T _A = T _{MIN} to T _{MAX}				±2½ ±3½	LSB
Gain Temp. Coefficient (Note 2, 3)					±2	±40	ppm/°C
Supply Rejection (Note 2)	PSR	ΔV _{DD} = ±10%	T _A = 25°C T _A = T _{MIN} to T _{MAX}		0.002 0.01	0.08 0.16	%FSR/%
Output Leakage Current (IOUT1)		V _{REF} = ±10V DAC is 00000000	T _A = 25°C T _A = T _{MIN} to T _{MAX}			±50 ±400	nA
Output Leakage Current (I _{OUT2})		V _{REF} = ±10V DAC is 11111111	T _A = 25°C T _A = T _{MIN} to T _{MAX}			±50 ±400	nA
REFERENCE INPUT							
R _{IN} (pin 15 to GND)				5	10	20	kΩ
DYNAMIC PERFORMANCE							····
Output Current Settling-Time to 1/2 LSB (Note 2)		$\begin{array}{c} \underline{DB0} - \underline{DB7} = 0 V \text{ to } V_{DD} \text{ to} \\ \overline{WR} = \overline{CS} = 0 V \\ \underline{OUT1} \text{ Load} = 100 \Omega, \\ \underline{C_{EXT}} = 13 pF; \end{array}$	T. = 25°C			400 500	ns
AC Feedthrough (OUT1 or OUT2) (Note 2)		V _{REF} = ±10V 100kHz Sinewave <u>DB</u> 0-DB7 = WR = CS = 0V	T _A = 25°C T _A = T _{MIN} to T _{MAX}			0.25 0.5	%FSR
ANALOG OUTPUTS			-				
OUT1 Capacitance (Note 2)	C _{OUT1}	DB0-DB7 = V _{DD} ; WR = 0 DB0-DB7 = 0V; WR = C	CS = 0V S = 0V			120 30	pF
OUT2 Capacitance (Note 2)	C _{OUT2}	DB0-DB7 = V _{DD} ; WR = 0 DB0-DB7 = 0V; WR = C	CS = 0V S = 0V		-	30 120	pF

Note 1: Gain error is measured using internal feedback resistor. Full	Scale Range (FSR) = V _{REF}
---	--------------------------------------

Note 2: Guaranteed, but not tested.

Note 3: Gain error measured from 25°C to T_{MAX} or from 25°C to T_{MIN}.

Note 4: Sample tested at 25°C to ensure compliance.

NINXINI 2-42

ELECTRICAL CHARACTERISTICS—AD7524, +5V Operation (Continued)

(V_{DD} = +5V, V_{REF} = +10V; V_{OUT1} = V_{OUT2} = 0V; T_A = T_{MIN} to T_{MAX} unless otherwise noted)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
DIGITAL INPUTS						
Input High Voltage	V _{IH}		2.4			V
Input Low Voltage	V _{IL}				0.8	
Input Current	I _{IN}	$T_A = 25^{\circ}C$; $V_{IN} = 0V$ or V_{DD} $T_A = T_{MIN}$ to T_{MAX}			±1 ±10	μΑ
Input Capacitance (Note 2)	C _{IN}	DB0-DB7 WR, CS			8 20	pF
POWER REQUIREMENTS						
		Digital inputs V_{IL} or V_{IH} $T_A = 25^{\circ}C$ $T_A = T_{MIN}$ to T_{MAX}			1 2	mA
Supply Current	I _{DD}	Digital inputs 0V or V_{DD} $T_A = 25^{\circ}C$ $T_A = T_{MIN}$ to T_{MAX}			100 500	μΑ
SWITCHING CHARACTERIS	TICS (Note					
Chip Select to Write Setup Time	t _{CS}	$ \begin{array}{lll} T_A &=& 25^{\circ}C \\ T_A &=& T_{MIN} & to & T_{MAX} & J,K,L,A,B,C \\ T_A &=& T_{MIN} & to & T_{MAX} & S,T,U \\ \end{array} $	170 220 240			ns
Chip Select to Write Hold Time	t _{CH}		0			ns
Write Pulse Width	t _{wR}	$ \begin{array}{lll} T_A &=& 25^{\circ}\text{C} \\ T_A &=& T_{\text{MIN}} \text{ to } T_{\text{MAX}} & \text{J,K,L,A,B,C} \\ T_A &=& T_{\text{MIN}} \text{ to } T_{\text{MAX}} & \text{S,T,U} \\ \end{array} $	170 220 240			ns
Data Setup Time	t _{DS}	$ \begin{array}{llllllllllllllllllllllllllllllllllll$	135 170 170			ns
Data Hold Time	t _{DH}		10			ns

ELECTRICAL CHARACTERISTICS—AD7524, +15V Operation

(V_{DD} = +15V; V_{REF} = +10V; V_{OUT1} = V_{OUT2} = 0V; T_A = T_{MIN} to T_{MAX} unless otherwise noted)

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS
DC ACCURACY							
Resolution				8			Bits
Relative Accuracy	INL	J,A,S K,B,T L,C,U				±1/2 ±1/4 ±1/8	LSB
Differential Non-Linearity	DNL	All Grades Guaranteed Monotonic Over Temp.				±1	LSB
Gain Error (Note 1)		T _A = 25°C T _A = T _{MIN} to T _{MAX}				±1¼ ±1½	LSB
Gain Temp. Coefficient (Note 2, 3)					±1	±10	ppm/°C
Supply Rejection (Note 2)	PSR	ΔV _{DD} = ±10%	$T_A = 25^{\circ}C$ $T_A = T_{MIN}$ to T_{MAX}		0.001 0.005	0.02 0.04	%FSR/%
Output Leakage Current		V _{REF} = ±10V DAC is 00000000	$T_A = 25^{\circ}C$ $T_A = T_{MIN}$ to T_{MAX}			±50 ±200	nA
Output Leakage Current (I _{OUT2})		V _{REF} = ±10V DAC is 11111111	T _A = 25°C T _A = T _{MIN} to T _{MAX}			±50 ±200	nA

NINXIN

2-43

ELECTRICAL CHARACTERISTICS—AD7524, +15V Operation (Continued) $(V_{DD} = +15V; V_{REF} = +10V; V_{OUT1} = V_{OUT2} = 0V; T_A = T_{MIN} \text{ to } T_{MAX} \text{ unless otherwise noted)}$

PARAMETER	SYMBOL	CONDITIONS		TYP	MAX	UNITS
REFERENCE INPUT						
R _{IN} (pin 15 to GND)			5	10	20	kΩ
DYNAMIC PERFORMANCE						
Output Current Settling-Time to 1/2 LSB (Note 2)		$\begin{array}{l} \underline{DB0\text{-}DB7} = 0\text{V to V}_{DD} \text{ to 0V} \\ \overline{WR} = CS = 0\text{V} \\ \text{OUT1 Load} = 100\Omega, \\ C_{EXT} = 13pF; \end{array}$			250 350	ns
AC Feedthrough (OUT1 or OUT2) (Note 2)		$\begin{array}{lll} V_{REF} = \pm 10V & & & & & \\ 100kHz \; Sinewave & & & & & \\ \underline{DB0}\text{-DB7} = \overline{WR} = & & & & \\ \overline{CS} = 0V & & & & & \\ \end{array}$			0.25 0.5	%FSI
ANALOG OUTPUTS						
OUT1 Capacitance (Note 2)	C _{OUT1}	DB0-DB7 = V_{DD} WR = \overline{CS} = 0V DB0-DB7 = 0V; WR = \overline{CS} = 0V			120 30	pF
OUT2 Capacitance (Note 2)	C _{OUT2}	DB0-DB7 = V_{DD} ; \overline{WR} = \overline{CS} = 0V DB0-DB7 = 0V; \overline{WR} = \overline{CS} = 0V			30 120	pF
DIGITAL INPUTS						
Input High Voltage	V _{IH}		13.5			٧
Input Low Voltage	V _{IL}				1.5	٧
Input Current	I _{IN}	T _A = 25°C; V _{IN} = 0V or V _{DD} T _A = T _{MIN} to T _{MAX}			±1 ±10	μΑ
Input Capacitance (Note 2)	C _{IN}	DB0-DB7 WR, CS			8 20	pF
POWER REQUIREMENTS						
		Digital inputs V _{IL} or V _{IH}			2	mA
Supply Current	I _{DD}	Digital inputs 0V or V_{DD} $T_A = 25^{\circ}C$ $T_A = T_{MIN}$ to T_{MAX}			100 500	μΑ
SWITCHING CHARACTERIST	ICS (Note	4) (See Timing Diagram)				
Chip Select to Write Setup Time	t _{CS}	$ \begin{array}{l} T_A = 25^{\circ} C \\ T_A = T_{MIN} \text{ to } T_{MAX} \\ T_A = T_{MIN} \text{ to } T_{MAX} \\ \end{array} \begin{array}{l} J,K,L,A,B,C \\ S,T,U \end{array} $	100 130 150			ns
Chip Select to Write Hold Time	t _{CH}		0			ns
Write Pulse Width	t _{WR}	$ \begin{array}{lll} T_A = 25^{\circ} C \\ T_A = T_{MIN} \text{ to } T_{MAX} & \text{J,K,L,A,B,C} \\ T_A = T_{MIN} \text{ to } T_{MAX} & \text{S,T,U} \end{array} $	100 130 150			ns
Data Setup Time	t _{DS}	$ \begin{array}{lll} T_A = 25^{\circ}C \\ T_A = T_{MIN} \text{ to } T_{MAX} & \text{J,K,L,A,B,C} \\ T_A = T_{MIN} \text{ to } T_{MAX} & \text{S,T,U} \end{array} $	60 80 100			ns
Data Hold Time	t _{DH}		10			ns

Note 1:	Gain error is	measured using	internal feedb	ack resistor. I	Full Scal	e Range (FSR) =	V _{REF} .
---------	---------------	----------------	----------------	-----------------	-----------	-----------	--------	--------------------

Note 3: Gain error measured from 25°C to T_{MAX} or from 25°C to T_{MIN}.

Note 4: Sample tested at 25°C to ensure compliance.

2-44		/VI/IXI/VI

Note 2: Guaranteed, but not tested.

ELECTRICAL CHARACTERISTICS—MAX7624, +12V to +15V Operation

 $(V_{DD} = +10.8V \text{ to } +15.75V; V_{REF} = +10V; V_{OUT1} = V_{OUT2} = 0V; T_A = T_{MIN} \text{ to } T_{MAX} \text{ unless otherwise noted})$

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS
DC ACCURACY							
Resolution				8			Bits
Relative Accuracy	INL					±1/2	LSB
Differential Non-Linearity	DNL	All Grades Guaranteed Monotonic Over Temp.				±1	LSB
Gain Error (Note 1)						±2	LSB
Gain Temp. Coefficient (Note 2, 3)					±1	±10	ppm/° C
Supply Rejection (Note 2)	PSR				0.001 0.005	0.02 0.04	%FSR/%
Output Leakage Current (I _{OUT1})		V _{REF} = ±10V T DAC is 00000000 T	A = 25°C A = T _{MIN} to T _{MAX}			±50 ±200	nA
Output Leakage Current (IOUT2)		V _{REE} = ±10V T	A = 25°C A = T _{MIN} to T _{MAX}			±50 ±200	nA
REFERENCE INPUT	-						
R _{IN} (pin 15 to GND)				5	10	20	kΩ
DYNAMIC PERFORMANCE							
Output Current Settling-Time to 1/2 LSB (Note 2)		$\begin{array}{c} \underline{DB0}\text{-}\underline{DB7} = 0\text{V to } +5\text{V to } C\\ \overline{WR} = \overline{CS} = 0\text{V} \\ \text{OUT1 Load} = 100\Omega, \\ C_{EXT} = 13pF; \end{array}$	OV T _A = 25°C T _A = T _{MIN} to T _{MAX}			250 350	ns
AC Feedthrough (OUT1 or OUT2) (Note 2)		V _{REF} = ±10V 100kHz Sinewave T <u>DB</u> 0-DB7 = WR = T CS = 0V	A = 25°C A = T _{MIN} to T _{MAX}			0.25 0.5	%FSR
ANALOG OUTPUTS							
OUT1 Capacitance (Note 2)	C _{OUT1}	DB0-DB7 = +5V; WR = CS DB0-DB7 = 0V; WR = CS	= 0V = 0V			60 25	pF
OUT2 Capacitance (Note 2)	C _{OUT2}	DB0-DB7 = +5V; WR = CS DB0-DB7 = 0V; WR = CS				25 60	pF
DIGITAL INPUTS							
Input High Voltage	V _{IH}			2.4			V
Input Low Voltage	V _{IL}					0.8	
Input Current	I _{IN}	$T_A = 25^{\circ}C$; $V_{IN} = 0V$ or V_{D} ; $T_A = T_{MIN}$ to T_{MAX}	D			±1 ±10	μΑ
Input Capacitance (Note 2)	C _{IN}	DB0-DB7, WR, CS				8	pF
POWER REQUIREMENTS							
		Digital inputs V _{IL} or V _{IH}				2.5	mA
Supply Current	I _{DD}	Digital inputs 0V or V _{DD}	T _A = 25°C T _A = T _{MIN} to T _{MAX}			100 500	μΑ

NIXINI

ELECTRICAL CHARACTERISTICS-MAX7624, +12V to +15V Operation (Continued)

 $(V_{DD} = +10.8V \text{ to } +15.75V, V_{REF} = +10V; V_{OUT1} = V_{OUT2} = 0V; T_A = T_{MIN} \text{ to } T_{MAX} \text{ unless otherwise noted})$

PARAMETER	SYMBOL	CONDITIONS	MIN TYP	MAX	UNITS
SWITCHING CHARACTER	RISTICS (Note	4) (See Timing Diagram)			
Chip Select to Write Setup Time	t _{cs}	$T_A = 25^{\circ}C$ $T_A = T_{MIN}$ to T_{MAX} C,E $T_A = T_{MIN}$ to T_{MAX} M	160 160 210		ns
Chip Select to Write Hold Time	t _{CH}		10		ns
Write Pulse Width	t _{wa}	$T_A = 25^{\circ}C$ $T_A = T_{MIN}$ to T_{MAX} C,E $T_A = T_{MIN}$ to T_{MAX} M	150 170 210		ns
Data Setup Time	t _{DS}	$T_A = 25^{\circ}C$ $T_A = T_{MIN}$ to T_{MAX} C,E $T_A = T_{MIN}$ to T_{MAX} M	160 160 210		ns
Data Hold Time	t _{DH}		10	<u>.</u>	ns

Detailed Description

The AD7524/MAX7624 is an 8-bit multiplying digital-to-analog converter (DAC) that consists of a thin-film R-2R resistor array with CMOS current steering switches. In applications requiring a voltage output, an output operational amplifier and reference will be needed. Figure 1 shows a simplified schematic of the DAC. The inverted R-2R ladder divides the voltage or current reference in a binary manner among the eight steering switches. The magnitude of the current appearing at either OUT terminal depends on the number of switches selected, and therefore the output is an analog representation of the digital input. The two OUT terminals must be held at the same potential so a constant current is maintained in each ladder leg. This makes the V_{REF} input current independent of switch state and also ensures that the AD7524/MAX7624 maintains its excellent linearity performance.




Figure 1. AD7524/MAX7624 Functional Diagram

rigare i. ribi oz i, iii oz i i alice a a a

2-46

Equivalent-Circuit Analysis

The equivalent circuit for all digital inputs LOW is shown in figure 2. In this state the reference current is switched to OUT2. The current source, I_{LEAKAGE}, is composed of small surface and junction leakages to the substrate which double every 10°C. The R-2R ladder termination resistor generates a constant 1/256 current which represents 1 LSB of the reference current, I_{REF}. The value of output capacitance at the OUT1 and OUT2 terminals is input code dependent and lies in the range 20pF to 30pF.




Figure 2. AD7524/MAX7624 DAC Equivalent Circuit— All Digital Inputs LOW

The AD7524's digital inputs are TTL compatible when operated with a V_{DD} of +5V (V_{IH} = 2.4V, V_{IL} = 0.8V). Internal level shifters convert from TTL to CMOS logic levels. When V_{IN} is in the region 1.5 to 3.5 volts, the input buffers operate in their linear region and the quiescent current increases as indicated by the graph in figure 3. Therefore to minimize supply current it is recommended that the digital inputs be as close to the supply rails as possible (V_{DD} and DGND).

The AD7524 may be operated with any supply voltage in the range 5V < V_{DD} < 15V. With V_{DD} = +15V the input logic levels are CMOS compatible only, i.e. 1.5V and 13.5V.

The MAX7624's digital inputs are TTL/CMOS compatible for a +12V to +15V supply range. However, when $V_{\rm IN}$ is in the range of 1.5V to $V_{\rm DD}$ – 1.5V the input buffers operate in their linear region and the quiescent current increases (see figure 3).




Figure 3. Typical Supply Current, I_{DD} vs. Logic Input Voltage V_{IN} , for V_{DD} = +5V and +15V

Interface Logic Information Mode Selection

The inputs $\overline{\text{CS}}$ and $\overline{\text{WR}}$ control the operating mode of the AD7524/MAX7624. See Mode Selection Table.

Mode Selection Table

CS	WR	MODE	DAC RESPONSE
L	L	WRITE	DAC responds to data bus (DB0-DB7) inputs
H X	Х	HOLD HOLD	Data bus (DB0-DB7) is locked out; DAC holds last data present when CS or WR assumed HIGH state

L = Low State, H = High State, X = Don't Care


Write Mode

When $\overline{\text{CS}}$ and $\overline{\text{WR}}$ are both LOW, the AD7524/MAX7624 is in the write mode, and the AD7524/MAX7624 analog output responds to data activity at the DB0-DB7 data bus inputs. In this mode, the data latches are transparent.

Hold Mode

The AD7524/MAX7624 retains the data that was present on DB0-DB7 just prior to CS or WR assuming a high state. The analog output remains at the value corresponding to the digital code locked in the data latch.

Write Cycle Timing Diagram






Figure 4. Bipolar (4-Quadrant) Operation

Ordering Information (continued)

PART	TEMP. RANGE	PACKAGE*	ERROR
AD7524AQ	-25°C to +85°C	CERDIP**	±½ LSB
AD7524BQ	-25°C to +85°C	CERDIP**	±¼ LSB
AD7524CQ	-25°C to +85°C	CERDIP**	±% LSB
AD7524SD	-55°C to +125°C	Ceramic	±% LSB
AD7524TD	-55°C to +125°C	Ceramic	±¼ LSB
AD7524UD	-55°C to +125°C	Ceramic	±% LSB
AD7524SQ	-55°C to +125°C	CERDIP**	±½ LSB
AD7524TQ	-55°C to +125°C	CERDIP"	±¼ LSB
AD7524UQ	-55°C to +125°C	CERDIP**	±% LSB
MAX7624CPE	0°C to +70°C	Plastic DIP	±½ LSB
MAX7624CSE	0°C to +70°C	Small Outline	±½ LSB
MAX7624C/D	0°C to +70°C	Dice	±½ LSB
MAX7624EPE	-40°C to +85°C	Plastic DIP	±½ LSB
MAX7624MJE	-55°C to +125°C	CERDIP	±½ LSB

^{*} All devices — 16 lead packages

Table 1. Unipolar Binary Code Table

DIGITAL INPUT MSB LSB							В	ANALOG OUTPUT
1	1	1	1	1	1	1	1	$-V_{REF}$ $\left(\frac{255}{256}\right)$
1	0	0	0	0	0	0	1	$-V_{REF}\left(\frac{129}{256}\right)$
1	0	0	0	0	0	0	0	$-V_{REF}\left(\frac{128}{256}\right) = -\frac{V_{REF}}{2}$
0	1	1	1	1	1	1	1	$-V_{REF}$ $\left(\frac{127}{126}\right)$
0	0	0	0	0	0	0	1	-V _{REF} (1/256)
0	0	0	0	0	0	0	0	$-V_{REF}\left(\frac{0}{256}\right)=0$

Note: 1LSB = $(2^{-8})(V_{REF}) = \frac{1}{256}(V_{REF})$

Chip Topography




Table 2. Bipolar (Offset Binary) Code Table

í	DIGITAL INPUT MSB LSB							ANALOG OUTPUT
1	1	1	1	1	1	1	1	$+V_{REF}$ $\left(\frac{127}{128}\right)$
1	0	0	0	0	0	0	1	+V _{REF} (1/128)
1	0	0	0	0	0	0	0	0
0	1	1	1	1	1	1	1	$-V_{REF}\left(\frac{1}{128}\right)$
0	0	0	0	0	0	0	1	$-V_{REF}$ $\left(\frac{127}{128}\right)$
0	0	0	0	0	0	0	0	$-V_{REF}$ $\left(\frac{128}{128}\right)$

Note: 1LSB = $(2^{-7})(V_{REF}) = \frac{1}{128}(V_{REF})$

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied Maxim reserves the right to change the circuitry and specifications without notice at any time.

^{**} Maxim reserves the right to ship Ceramic packages in lieu of CERDIP packages.