Ultra Low-Noise Low Dropout Voltage Regulator with 1.0 V ON/OFF Control

MC33761



THIN SOT−23−5
SN SUFFIX
CASE 483

The MC33761 is an Low DropOut (LDO) regulator featuring excellent noise performances. Thanks to its innovative design, the circuit reaches an impressive 40 μVRMS noise level ***without*** an external bypass capacitor. Housed in a small SOT−23 5 leads−like package, it represents the ideal designer's choice when space and noise are at premium. The absence of external bandgap capacitor accelerates the response time to a wake−up signal and keeps it within 40 μs (in repetitive mode), making the MC33761 as a natural candidate for portable applications.

The MC33761 also hosts a novel architecture which prevents excessive undershoots in the presence of fast transient bursts, as in any bursting systems.

Finally, with a static line regulation better than −75 dB, it naturally shields the downstream electronics against choppy lines.

Features

- Ultra−Low Noise: 150 nV/√Hz @ 100 Hz, 40 μVRMS 100 Hz−100 kHz Typical, I_{out} = 60 mA, Co = 1.0 μF
- Fast Response Time from OFF to ON: 40 μs Typical at a 200 Hz Repetition Rate
- Ready for 1.0 V Platforms: ON with a 900 mV High Level
- Nominal Output Current of 80 mA with a 100 mA Peak Capability
- Typical Dropout of 90 mV @ 30 mA, 160 mV @ 80 mA
- Ripple Rejection: 70 dB @ 1.0 kHz
- 1.5% Output Precision @ 25°C
- Thermal Shutdown
- V_{out} Available at 2.8 V, 2.9 V
- Operating Range from −40 to +85°C
- Dual Version is Available as MC33762
- These are Pb−Free Devices

Applications

- Noise Sensitive Circuits: VCOs RF Stages, etc.
- Bursting Systems (TDMA Phones)
- All Battery Operated Devices

PIN CONNECTIONS AND MARKING DIAGRAM



(Top View)

Lxx	=	Device Code
A	=	Assembly Location
Y	=	Year
W	=	Work Week
▪	=	Pb−Free Package

(Note: Microdot may be in either location)

ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 11 of this data sheet.



Figure 1. Simplified Block Diagram

PIN FUNCTION DESCRIPTIONS

Pin #	Pin Name	Function	Description
1	V_{in}	Powers the IC	A positive voltage up to 12 V can be applied upon this pin.
2	GND	The IC's ground	
3	ON/OFF	Shuts or wakes−up the IC	A 900 mV level on this pin is sufficient to start the IC. A 150 mV shuts it down.
4	NC	None	It makes no arm to connect the pin to a known potential, like in a pin−to−pin replacement case.
5	V_{out}	Delivers the output voltage	This pin requires a 1.0 μF output capacitor to be stable.

MAXIMUM RATINGS

Rating	Pin #	Symbol	Value		Unit
			Min	Max	
Power Supply Voltage	1	V_{in}	–	12	V
ESD Capability, HBM Model	All Pins	–	–	1.0	kV
ESD Capability, Machine Model	All Pins	–	–	200	V
Maximum Power Dissipation NW Suffix, Plastic Package Thermal Resistance Junction−to−Air	–	P_D $R_{\theta JA}$	– –	Internally Limited 210	W °C/W
Operating Ambient Temperature Maximum Junction Temperature (Note 2) Maximum Operating Junction Temperature (Note 3)	–	T_A T_{Jmax} T_J	– – –	−40 to +85 150 125	°C °C °C
Storage Temperature Range	–	T_{stg}	–	−60 to +150	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

ELECTRICAL CHARACTERISTICS

(For typical values T_A = 25°C, for min/max values T_A = −40°C to +85°C, max T_J = 125°C unless otherwise noted)

Characteristics	Pin #	Symbol	Min	Typ	Max	Unit
LOGIC CONTROL SPECIFICATIONS						
Input Voltage Range	3	$V_{ON/\overline{OFF}}$	0	–	V_{in}	V
ON/$\overline{OFF}$ Input Resistance (all versions)	3	$R_{ON/\overline{OFF}}$	–	250	–	kΩ
ON/OFF Control Voltages (Note 4) Logic Zero, OFF State, I_O = 50 mA Logic One, ON State, I_O = 50 mA	3	$V_{ON/\overline{OFF}}$	 – 900	 – –	 150 –	mV
CURRENTS PARAMETERS						
Current Consumption in OFF State (all versions) OFF Mode Current: V_{in} = V_{out} + 1.0 V, I_O = 0, V_{OFF} = 150 mV	–	IQ_{OFF}	–	0.1	2.0	μA
Current Consumption in ON State (all versions) ON Mode Current: V_{in} = V_{out} + 1.0 V, I_O = 0, V_{ON} = 3.5 V	–	IQ_{ON}	–	180	–	μA
Current Consumption in ON State (all versions), ON Mode Saturation Current: V_{in} = V_{out} − 0.5 V, No Output Load	–	IQ_{SAT}	–	800	–	μA
Current Limit V_{in} = $Vout_{nom}$ + 1.0 V, Output is brought to $Vout_{nom}$ − 0.3 V (all versions)	–	I_{MAX}	100	180	500	mA
OUTPUT VOLTAGES						
V_{out} + 1.0 V < V_{in} < 6.0 V, T_A = 25°C, 1.0 mA < I_{out} < 80 mA 2.5 V	5	V_{out}	2.462	2.5	2.537	V
2.8 V	5	V_{out}	2.758	2.8	2.842	V
2.9 V	5	V_{out}	2.857	2.9	2.943	V

ELECTRICAL CHARACTERISTICS (continued)
(For typical values T_A = 25°C, for min/max values T_A = −40°C to +85°C, max T_J = 125°C unless otherwise noted)

Characteristics	Pin #	Symbol	Min	Typ	Max	Unit
OUTPUT VOLTAGES						
3.0 V	5	V_{out}	2.955	3.0	3.045	V
5.0 V	5	V_{out}	4.925	5.0	5.075	V
Other Voltages up to 5.0 V Available in 50 mV Increment Steps	5	V_{out}	−1.5	X	+1.5	%
V_{out} + 1.0 V < V_{in} < 6.0 V, T_A = −40°C to +85°C, 1.0 mA < I_{out} < 80 mA 2.5 V	5	V_{out}	2.425	2.5	2.575	V
2.8 V	5	V_{out}	2.716	2.8	2.884	V
2.9 V	5	V_{out}	2.813	2.9	2.987	
3.0 V	5	V_{out}	2.91	3.0	3.090	V
5.0 V	5	V_{out}	4.850	5.0	5.150	V
Other Voltages up to 5.0 V Available in 50 mV Increment Steps	5	V_{out}	−3.0	X	+3.0	%
LINE AND LOAD REGULATION, DROPOUT VOLTAGES						
Line Regulation (all versions) V_{out} + 1.0 V < V_{in} < 12 V, I_{out} = 80 mA	5/1	Reg_{line}	–	–	20	mV
Load Regulation (all versions) V_{in} = V_{out} + 1.0 V, C_{out} = 1.0 μF, I_{out} = 1.0 to 80 mA	5	Reg_{load}	–	–	40	mV
Dropout Voltage (all versions) (Note 1) I_{out} = 30 mA I_{out} = 60 mA I_{out} = 80 mA	 5 5 5	 V_{in}–V_{out} V_{in}–V_{out} V_{in}–V_{out}	 – – –	 90 140 160	 150 200 250	mV
DYNAMIC PARAMETERS						
Ripple Rejection (all versions) V_{in} = V_{out} + 1.0 V + 1.0 kHz 100 mVpp Sinusoidal Signal	5/1	Ripple	–	−70	–	dB
Output Noise Density @ 1.0 kHz	5	–	–	150	–	nV/√Hz
RMS Output Noise Voltage (all versions) C_{out} = 1.0 μF, I_{out} = 50 mA, F = 100 Hz to 1.0 MHz	5	Noise	–	35	–	μV
Output Rise Time (all versions) C_{out} = 1.0 μF, I_{out} = 50 mA, 10% of Rising ON Signal to 90% of Nominal V_{out}	5	t_{rise}	–	40	–	μs
THERMAL SHUTDOWN						
Thermal Shutdown (all versions)	–	–	–	–	125	°C

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

1. V_{out} is brought to V_{out} − 100 mV.
2. Internally limited by shutdown.
3. Specifications are guaranteed below this value.
4. Voltage slope should be greater than 2.0 mV/μs.

DEFINITIONS

Load Regulation

The change in output voltage for a change in output current at a constant chip temperature.

Dropout Voltage

The input/output differential at which the regulator output no longer maintains regulation against further reductions in input voltage. Measured when the output drops 100 mV below its nominal value (which is measured at 1.0 V differential value). The dropout level is affected by the chip temperature, load current and minimum input supply requirements.

Output Noise Voltage

This is the integrated value of the output noise over a specified frequency range. Input voltage and output current are kept constant during the measurement. Results are expressed in μVRMS.

Maximum Power Dissipation

The maximum total dissipation for which the regulator will operate within its specs.

Quiescent Current

The quiescent current is the current which flows through the ground when the LDO operates without a load on its output: internal IC operation, bias etc. When the LDO becomes loaded, this term is called the Ground current. It is actually the difference between the input current (measured through the LDO input pin) and the output current.

Line Regulation

The change in output voltage for a change in input voltage. The measurement is made under conditions of low dissipation or by using pulse technique such that the average chip temperature is not significantly affected. One usually distinguishes *static line regulation* or *DC line regulation* (a DC step in the input voltage generates a corresponding step in the output voltage) from *ripple rejection* or *audio susceptibility* where the input is combined with a frequency generator to sweep from a few hertz up to a defined boundary while the output amplitude is monitored.

Thermal Protection

Internal thermal shutdown circuitry is provided to protect the integrated circuit in the event that the maximum junction temperature is exceeded. When activated at typically 125°C, the regulator turns off. This feature is provided to prevent catastrophic failures from accidental overheating.

Maximum Package Power Dissipation

The maximum power package power dissipation is the power dissipation level at which the junction temperature reaches its maximum operating value, i.e. 125°C. Depending on the ambient temperature, it is possible to calculate the maximum power dissipation and thus the maximum available output current.

CHARACTERIZATION CURVES

All curves taken with $V_{in} = V_{out} + 1.0$ V, $V_{out} = 2.8$ V, $C_{out} = 1.0$ μF



Figure 2. Ground Current versus Output Current



Figure 3. Quiescent Current versus Temperature



Figure 4. Dropout versus Output Current



Figure 5. Output Voltage versus Output Current



Figure 6. Dropout versus Temperature

APPLICATION HINTS

Input Decoupling

As with any regulator, it is necessary to reduce the dynamic impedance of the supply rail that feeds the component. A 1.0 μF capacitor either ceramic or tantalum is recommended and should be connected close to the MC33761 package. Higher values will correspondingly improve the overall line transient response.

Output Decoupling

Thanks to a novel concept, the MC33761 is a stable component and does not require any specific Equivalent Series Resistance (ESR) neither a minimum output current. Capacitors exhibiting ESRs ranging from a few mΩ up to 3.0 Ω can thus safely be used. The minimum decoupling value is 1.0 μF and can be augmented to fulfill stringent load transient requirements. The regulator accepts ceramic chip capacitors as well as tantalum devices.

Noise Decoupling

Unlike other LDOs, the MC33761 is a true low−noise regulator. Without the need of an external bypass capacitor, it typically reaches the incredible level of 40 μVRMS overall noise between 100 Hz and 100 kHz. To give maximum insight on noise specifications, **onsemi** includes spectral density graphics. The classical bypass capacitor impacts the start−up phase of standard LDOs. However, thanks to its low−noise architecture, the MC33761 operates without a bypass element and thus offers a typical 40 μs start−up phase.

Protections

The MC33761 hosts several protections, giving natural ruggedness and reliability to the products implementing the component. The output current is internally limited to a maximum value of 180 mA *typical* while temperature shutdown occurs if the die heats up beyond 125°C. These values let you assess the maximum differential voltage the device can sustain at a given output current before its protections come into play.

The maximum dissipation the package can handle is given by:

$$P_{max} = \frac{T_{Jmax} - T_A}{R_{\theta JA}}$$

If T_{Jmax} is limited to 125°C, then the MC33761 can dissipate up to 470 mW @ 25°C. The power dissipated by the MC33761 can be calculated from the following formula:

$$Ptot = \left(V_{in} \times I_{gnd}(I_{out})\right) + \left(V_{in} - V_{out}\right) \times I_{out}$$

or

$$Vin_{max} = \frac{Ptot + V_{out} \times I_{out}}{I_{gnd} + I_{out}}$$

If a 80 mA output current is needed, the ground current is extracted from the data−sheet curves: 4.0 mA @ 80 mA. For a MC33761SNT1−28 (2.8 V) delivering 80 mA and operating at 25°C, the maximum input voltage will then be 8.3 V.

Typical Applications

The following picture portrays the typical application of the MC33761.



Figure 7. A Typical Application Schematic

As for any low noise designs, particular care has to be taken when tackling Printed Circuit Board (PCB) layout. The figure below gives an example of a layout where stray inductances/capacitances are minimized. This layout is the basis for the MC33761 performance evaluation board. The BNC connectors give the user an easy and quick evaluation mean.



UNDERSTANDING THE LOAD TRANSIENT IMPROVEMENT

The MC33761 features a novel architecture which allows the user to easily implement the regulator in burst systems where the time between two current shots is kept very small.

The quality of the transient response time is related to many parameters, among which the closed−loop bandwidth with the corresponding phase margin plays an important role. However, other characteristics also come into play like the series pass transistor saturation. When a current perturbation suddenly appears on the output, e.g. a load increase, the error amplifier reacts and actively biases the PNP transistor. During this reaction time, the LDO is in open−loop and the output impedance is rather high. As a result, the voltage brutally drops until the error amplifier effectively closes the loop and corrects the output error. When the load disappears, the opposite phenomenon takes place with a positive overshoot. The problem appears when this overshoot decays down to the LDO steady−state value. During this decreasing phase, the LDO stops the PNP bias and one can consider the LDO asleep (Figure 8). If by misfortune a current shot appears, the reaction time is incredibly lengthened and a strong undershoot takes place. This reaction is clearly not acceptable for line sensitive devices, such as VCOs or other Radio−Frequency parts. This problem is dramatically exacerbated when the output current drops to zero rather than a few mA. In this later case, the internal feedback network is the only discharge path, accordingly lengthening the output voltage decay period (Figure 9).

The MC33761 cures this problem by implementing a clever design where the LDO detects the presence of the overshoot and forces the system to go back to steady−state as soon as possible, ready for the next shot. Figure 10 and 11 show how it positively improves the response time and decreases the negative peak voltage.



Figure 8. A Standard LDO Behavior when the Load Current Disappears



Figure 9. A Standard LDO Behavior when the Load Current Appears in the Decay Zone



Figure 10. Without Load Transient Improvement



Figure 11. MC33761 with Load Transient Improvement

MC33761 HAS A FAST START−UP PHASE

Thanks to the lack of bypass capacitor the MC33761 is able to supply its downstream circuitry as soon as the OFF to ON signal appears. In a standard LDO, the charging time of the external bypass capacitor hampers the response time. A simple solution consists in suppressing this bypass element but, unfortunately, the noise rises to an unacceptable level. MC33761 offers the best of both worlds since it no longer includes a bypass capacitor and starts in less than 40 μs typically (Repetitive at 200 Hz). It also ensures a low−noise level of 40 μVRMS 100 Hz−100 kHz. The following picture details the typical 33761 start−up phase.



Figure 12. Repetitive Start−Up Waveforms

TYPICAL TRANSIENT RESPONSES



Figure 13. Output is Pulsed from 2.0 mA to 80 mA



Figure 14. Discharge Effects from 0 to 40 mA



Figure 15. Load Transient Improvement Effect



Figure 16. Load Transient Improvement Effect

TYPICAL TRANSIENT RESPONSES



Figure 17. MC33761 Typical Noise Density Performance



Figure 18. MC33761 Typical Ripple Rejection Performance



Figure 19. Typical Output Impedance plot C_{out} = 1.0 μF, V_{in} = V_{out} + 1.0

ORDERING INFORMATION

Device	Specific Marking Code	Voltage Output	Package	Shipping†
MC33761SNT1−028G	L28	2.8 V	Thin SOT−23−5 (Pb−Free)	3000 / Tape & Reel
MC33761SNT1−029G	L29	2.9 V	Thin SOT−23−5 (Pb−Free)	

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D



TSOP−5 3.00x1.50x0.95, 0.95P
CASE 483
ISSUE P

DATE 01 APR 2024



TOP VIEW



SIDE VIEW



DETAIL "A"
SCALE 2:1

NOTES:

1. DIMENSIONING AND TOLERANCING CONFORM TO ASME Y14.5−2018.
2. ALL DIMENSION ARE IN MILLIMETERS (ANGLES IN DEGREES).
3. MAXIMUM LEAD THICKNESS INCLUDES LEAD FINISH THICKNESS. MINIMUM LEAD THICKNESS IS THE MINIMUM THICKNESS OF BASE MATERIAL.
4. DIMENSIONS D AND E1 DO NOT INCLUDE MOLD FLASH, PROTRUSIONS OF GATE BURRS. MOLD FLASH, PROTRUSIONS, OR GATE BURRS SHALL NOT EXCEED 0.15 PER SIDE. DIMENSION D.
5. OPTIONAL CONSTRUCTION: AN ADDITIONAL TRIMMED LEAD IS ALLOWED IN THIS LOCATION. TRIMMED LEAD NOT TO EXTEND MORE THAN 0.2 FROM BODY.



END VIEW

DIM	MILLIMETERS		
	MIN.	NOM.	MAX.
A	0.900	1.000	1.100
A1	0.010	0.055	0.100
A2		0.950 REF.	
b	0.250	0.375	0.500
c	0.100	0.180	0.260
D	2.850	3.000	3.150
E	2.500	2.750	3.000
E1	1.350	1.500	1.650
e		0.950 BSC	
L	0.200	0.400	0.600
θ	0°	5°	10°

GENERIC
MARKING DIAGRAM*



Analog

XXX = Specific Device Code
A = Assembly Location
Y = Year
W = Work Week
▪ = Pb−Free Package

(Note: Microdot may be in either location)



Discrete/Logic

XXX = Specific Device Code
M = Date Code
▪ = Pb−Free Package

*This information is generic. Please refer to device data sheet for actual part marking. Pb−Free indicator, "G" or microdot "▪", may or may not be present. Some products may not follow the Generic Marking.



RECOMMENDED MOUNTING FOOTPRINT*

* FOR ADDITIONAL INFORMATION ON OUR Pb−FREE STRATEGY AND SOLDERING DETAILS, PLEASE DOWNLOAD THE ON SEMICONDUCTOR SOLDERING AND MOUNTING TECHNIQUES REFERENCE MANUAL, SOLDERRM/D.

DOCUMENT NUMBER:	**98ARB18753C**	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.
DESCRIPTION:	**TSOP−5 3.00x1.50x0.95, 0.95P**	**PAGE 1 OF 1**

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:
Technical Library: www.onsemi.com/design/resources/technical−documentation
onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support
For additional information, please contact your local Sales Representative at www.onsemi.com/support/sales