

- Supports UXGA Resolution (Output Pixel Rates up to 165 MHz)
- Digital Visual Interface (DVI) and High-Bandwidth Digital Content Protection (HDCP) Specification Compliant<sup>1</sup>
- True-Color, 24 Bits/Pixel, 48-Bit Dual Pixel Output Mode, 16.7M Colors at 1 or 2 Pixels Per Clock
- Laser-Trimmed (50-Ω) Input Stage for Optimum Fixed Impedance Matching
- Skew Tolerant up to One Pixel Clock Cycle (High Clock and Data Jitter Tolerance)
- 4x Over-Sampling for Reduced Bit-Error Rates and Better Performance Over Longer Cables
- Reduced Power Consumption From 1.8-V Core Operation With 3.3-V I/Os and Supplies<sup>2</sup>
- Reduced Ground Bounce Using Time-Staggered Pixel Outputs
- Lowest Noise and Best Power Dissipation Using TI 100-Terminal TQFP PowerPAD™ Packaging
- Advanced Technology Using TI's 0.18-μm EPIC-5™ CMOS Process
- Embedded Preprogrammed High-Bandwidth Digital Content Protection (HDCP) Keys

## description

The TFP503 is a Texas Instruments *PanelBus* flat-panel display product, part of a comprehensive family of end-to-end DVI 1.0-compliant solutions. Targeted primarily at desktop LCD monitors, DLP and LCD projectors, and digital TVs, the TFP503 finds applications in any design requiring high-speed digital interface with the additional benefit of an extremely robust and innovative encryption scheme for digital content protection.

The TFP503 supports display resolutions up to UXGA, including the standard HDTV formats, in 24-bit true color pixel format. The TFP503 offers design flexibility to drive one or two pixels per clock, supports TFT or DSTN panels, and provides an option for time-staggered pixel outputs for reduced ground-bounce.

PowerPAD advanced packaging technology results in best-of-class power dissipation, footprint, and ultra-low ground inductance.

The TFP503 combines *PanelBus* circuit innovation and unique implementation for HDCP key protection with TI's advanced 0.18-μm EPIC-5 CMOS process technology to achieve a completely secure, reliable, low-powered, low-noise, high-speed, digital interface solution.

The TFP503 comes with embedded preprogrammed HDCP keys, thus eliminating the need for an external storage device to store the HDCP keys or the need for the customer to purchase HDCP keys from the licensing authority. An encryption scheme ensures that the embedded HDCP keys are encrypted, thus providing highest level of key security.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

### Footnotes:

1. The digital visual interface (DVI) specification is an industry standard developed by the digital display working group (DDWG) for high-speed digital connection to digital displays. The high-bandwidth digital content protection system (HDCP) is an industry standard for protecting DVI outputs from being copied. HDCP was developed by Intel Corporation and is licensed by the Digital Content Protection, LLC. The TFP503 is compliant to the DVI Rev. 1.0 and HDCP Rev. 1.0 specifications.
2. The TFP503 has an internal voltage regulator that provides the 1.8 V core power supply from the externally supplied 3.3 V supplies.

*PanelBus*, PowerPAD and EPIC-5 are trademarks of Texas Instruments.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 2004, Texas Instruments Incorporated


TFP503  
PanelBus™ HDCP DIGITAL RECEIVER

SLDS149 – AUGUST 2004

TQFP PACKAGE  
(TOP VIEW)



**functional block diagram**



# TFP503

## PanelBus™ HDCP DIGITAL RECEIVER

SLDS149 – AUGUST 2004

### Terminal Functions

TERMINAL NAME	NO.	I/O	DESCRIPTION
AGND	79		Analog ground. Ground reference and current return for analog circuitry.
AV <sub>DD</sub>	82, 85, 88, 91		Analog V <sub>DD</sub> . Power supply for analog circuitry. Nominally 3.3 V.
CAP	67	O	Bypass capacitor. 4.7-μF tantalum and 0.01-μF ceramic capacitors connected to ground.
CTL[2:1]	41, 40	O	General-purpose control signals. Used for user-defined control. In normal mode, CTL1 is not powered down via PDO.
DDC_SA	94	I	Display data channel_serial address. I <sup>2</sup> C slave address bit A0 for display data channel (DDC). Refer to I <sup>2</sup> C interface section for more details.
DDC_SCL	92	I/O	Display data channel_serial clock. I <sup>2</sup> C clock for the DDC. This terminal is 3.3-V tolerant and typically sinks 3 mA. External pullup resistors are required. A level translator must be used to interface to 5-V DDC lines.
DDC_SDA	93	I/O	Display data channel_serial data. I <sup>2</sup> C data for the DDC. This terminal is 3.3-V tolerant and typically sinks 3 mA. External pullup resistors are required. A level translator must be used to interface to 5-V DDC lines.
DE	46	O	Output data enable. Indicates time of active video display versus nonactive display or blanking interval. During blanking, only HSYNC, VSYNC, and CTL[2:1] are transmitted. During times of active display, or nonblanking, only pixel data, QE[23:0] and QO[23:0], is transmitted.  High: active display interval Low: blanking interval
DFO	1	I	Output clock data format. Controls the output clock (ODCK) format for either TFT or DSTN panel support. For TFT support, the ODCK clock runs continuously. For DSTN support, the ODCK only clocks when DE is high; otherwise, ODCK is held low when DE is low.  High: DSTN support/ODCK held low when DE is low. Low: TFT support/ODCK runs continuously.
DGND	5, 39, 68		Digital ground. Ground reference and current return for digital core.
DV <sub>DD</sub>	6, 38		Digital V <sub>DD</sub> . Power supply for digital core. Nominally 3.3 V.
HSYNC	48	O	Horizontal sync output
OCK_INV	100	I	ODCK polarity. Selects the ODCK edge on which pixel data (QE[23:0] and QO[23:0]) and control signals (HSYNC, VSYNC, DE, CTL[2:1]) are latched.  Normal mode: High: latches output data on rising ODCK edge. Low: latches output data on falling ODCK edge.
ODCK	44	O	Output data clock. Pixel clock. All pixel outputs QE[23:0] and QO[23:0] (if in 2-pixel/clock mode) along with DE, HSYNC, VSYNC, and CTL[2:1] are synchronized to this clock.
OGND	19, 28, 45, 58, 76		Output driver ground. Ground reference and current return for digital output drivers.
OV <sub>DD</sub>	18, 29, 43, 57, 78		Output driver V <sub>DD</sub> . Power supply for output drivers. Nominally 3.3 V.
$\overline{\text{PD}}$	2	I	Power down. An active low signal that controls the TFP503 power-down state. During power down, all output buffers are switched to a high-impedance state and brought low through a weak pulldown resistor. All analog circuits are powered down and all inputs are disabled, except for $\overline{\text{PD}}$ .  If $\overline{\text{PD}}$ is left unconnected, an internal pullup resistor defaults the TFP503 to normal operation.  High: normal operation Low: power down
$\overline{\text{PDO}}$	9	I	Output drive power down. An active low signal that controls the power-down state of the output drivers. During output drive power down, the output drivers (except SCDT and CTL1) are driven to a high-impedance state. A weak pulldown resistor slowly pulls these outputs to a low level. When $\overline{\text{PDO}}$ is left unconnected, an internal pullup resistor defaults the TFP503 to normal operation.  High: normal operation/output drivers on Low: output drive power down



### Terminal Functions (Continued)

TERMINAL NAME	NO.	I/O	DESCRIPTION
PGND	98		PLL ground. Ground reference and current return for internal PLL.
PIXS	4	I	Pixel select. Selects between 1- or 2-pixel/clock output mode. During 2-pixel/clock mode, both even pixels, QE[23:0], and odd pixels, QO[23:0], are output in tandem on a given clock cycle. During 1-pixel/clock, even and odd pixels are output sequentially, one at a time, with the even pixel first, on the even pixel bus, QE[23:0]. (The first pixel per line is pixel-0, the even pixel. The second pixel per line is pixel-1, the odd pixel.) High: 2-pixel/clock mode Low: 1-pixel/clock mode
PVDD (1, 2)	97, 99		PLL VDD. Power supply for internal PLL. Nominally 3.3 V.
QE[0:7]	10–17	O	Even blue pixel output. Output for even and odd blue pixels when in 1-pixel/clock mode. Output for only even blue pixels when in 2-pixel/clock mode. Output data is synchronized to the output data clock, ODCK. LSB: QE0 (terminal 10) MSB: QE7 (terminal 17)
QE[8:15]	20–27	O	Even green pixel output. Output for even and odd green pixels when in 1-pixel/clock mode. Output for only even green pixels when in 2-pixel/clock mode. Output data is synchronized to the output data clock, ODCK. LSB: QE8 (terminal 20) MSB: QE15 (terminal 27)
QE[16:23]	30–37	O	Even red pixel output. Output for even and odd red pixels when in 1-pixel/clock mode. Output for only even red pixels when in 2-pixel/clock mode. Output data is synchronized to the output data clock, ODCK. LSB: QE16 (terminal 30) MSB: QE23 (terminal 37)
QO[0:7]	49–56	O	Odd blue pixel output. Output for only odd blue pixels when in 2-pixel/clock mode. Not used and held low when in 1-pixel/clock mode. Output data is synchronized to the output data clock, ODCK. LSB: QO0 (terminal 49) MSB: QO7 (terminal 56)
QO[8:15]	59–66	O	Odd green pixel output. Output for only odd green pixels when in 2-pixel/clock mode. Not used and held low when in 1-pixel/clock mode. Output data is synchronized to the output data clock, ODCK. LSB: QO8 (terminal 59) MSB: QO15 (terminal 66)
QO[16:23]	69–75, 77	O	Odd red pixel output. Output for only odd red pixels when in 2-pixel/clock mode. Not used and held low when in 1-pixel/clock mode. Output data is synchronized to the output data clock, ODCK. LSB: QO16 (terminal 69) MSB: QO23 (terminal 77)
RCL RDA	95 96	I/O	These terminals are the I <sup>2</sup> C interface to the internal HDCP key EEPROM. Each terminal requires a 10-kΩ pullup resistor connected to VDD.
RSVD	42	O	Reserved. Must be tied high for normal operation.
Rx2+	80	I	Channel-2 positive receiver input. Positive side of channel-2 T.M.D.S. low-voltage signal differential input pair. Channel-2 receives red pixel data in active display and CTL2 control signals during blanking.
Rx2–	81	I	Channel-2 negative receiver input. Negative side of channel-2 T.M.D.S. low-voltage signal differential input pair.
Rx1+	83	I	Channel-1 positive receiver input. Positive side of channel-1 T.M.D.S. low-voltage signal differential input pair. Channel-1 receives green pixel data in active display and CTL1 control signals during blanking.
Rx1–	84	I	Channel-1 negative receiver input. Negative side of channel-1 T.M.D.S. low-voltage signal differential input pair.
Rx0+	86	I	Channel-0 positive receiver input. Positive side of channel-0 T.M.D.S. low-voltage signal differential input pair. Channel-0 receives blue pixel data in active display and HSYNC and VSYNC control signals during blanking.
Rx0–	87	I	Channel-0 negative receiver input. Negative side of channel-0 T.M.D.S. low-voltage signal differential input pair.

### Terminal Functions (Continued)

TERMINAL NAME	NO.	I/O	DESCRIPTION
RxC+	89	I	Clock positive receiver input. Positive side of reference clock T.M.D.S. low-voltage signal differential input pair.
RxC–	90	I	Clock negative receiver input. Negative side of reference clock T.M.D.S. low-voltage signal differential input pair.
SCDT	8	O	Sync detect. Output to signal when the link is active or inactive. The link is considered to be active when DE is actively switching. The TFP503 monitors the state DE to determine link activity. SCDT can be tied externally to PDD to power down the output drivers when the link is inactive. High: active link Low: inactive link
ST	3	I	Output drive strength select. Selects output drive strength for high- or low-current drive (see dc specifications for I <sub>OH</sub> (D) and I <sub>OL</sub> (D) vs ST state). High: high drive strength Low: low drive strength
STAG	7	I	Staggered pixel select. An active low signal used in 2-pixel/clock pixel mode (PIXS = high). Time staggers the even and odd pixel outputs to reduce ground bounce. Normal operation outputs the odd and even pixels simultaneously. High: normal simultaneous even/odd pixel output Low: time-staggered even/odd pixel output
VSYN	47	O	Vertical sync output

### absolute maximum ratings over operating free-air temperature (unless otherwise noted)†

Supply voltage range, DV <sub>DD</sub> , AV <sub>DD</sub> , OV <sub>DD</sub> , PV <sub>DD</sub>	–0.3 V to 4 V
Input voltage, logic/analog signals	–0.3 V to 4 V
Operating ambient temperature range	0°C to 70°C
Storage temperature range	–65°C to 150°C
Case temperature for 10 seconds	260°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	260°C
ESD protection, all terminals	2 kV Human Body Model
JEDEC latch-up (EIA/JESD78)	100 mA

† Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

### recommended operating conditions

	MIN	NOM	MAX	UNIT
Supply voltage, V <sub>DD</sub> (DV <sub>DD</sub> , AV <sub>DD</sub> , OV <sub>DD</sub> , PV <sub>DD</sub> )	3	3.3	3.6	V
Pixel time, t <sub>(pixel)</sub> (see Note 1)	6.06		40	ns
Single-ended analog input-termination resistance, R <sub>T</sub> (see Note 2)	45	50	55	Ω
Operating free-air temperature, T <sub>A</sub>	0	25	70	°C

- NOTES: 1. t<sub>(pixel)</sub> is the pixel time defined as the period of the RxC clock input. The period of the output clock, ODCK, is equal to t<sub>(pixel)</sub> when in 1-pixel/clock mode and 2 t<sub>(pixel)</sub> when in 2-pixel/clock mode.  
2. The TFP503 is internally optimized using a laser-trim process to precisely fix the single-ended termination impedance, R<sub>T</sub>, to 50 Ω ±10%.

**electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)**

**dc digital I/O specifications**

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
V <sub>IH</sub>	High-level digital input voltage (CMOS inputs) (see Note 3)		0.7 V <sub>DD</sub>			V
V <sub>IL</sub>	Low-level digital input voltage (CMOS inputs) (see Note 3)			0.3 V <sub>DD</sub>		V
V <sub>OH</sub>	High-level digital output voltage (see Note 4)	DV <sub>DD</sub> = 3 V, ST = High, I <sub>OH</sub> = – 5 mA	2.4			V
		DV <sub>DD</sub> = 3 V, ST = Low, I <sub>OH</sub> = – 3 mA	2.4			
V <sub>OL</sub>	Low-level digital output voltage (see Note 4)	DV <sub>DD</sub> = 3.6 V, ST = High, I <sub>OL</sub> = 10 mA			0.4	V
		DV <sub>DD</sub> = 3.6 V, ST = Low, I <sub>OL</sub> = 5 mA			0.4	
I <sub>OH(D)</sub>	High-level output drive current (see Note 4)	ST = High, V <sub>OH</sub> = 2.4 V	–5	–12	–18	mA
		ST = Low, V <sub>OH</sub> = 2.4 V	–3	–7	–12	
I <sub>OL(D)</sub>	Low-level output drive current (see Note 4)	ST = High, V <sub>OL</sub> = 0.4 V	10	13	19	mA
		ST = Low, V <sub>OL</sub> = 0.4 V	5	7	11	
I <sub>IH</sub>	High-level digital input current (see Note 3)	V <sub>IH</sub> = DV <sub>DD</sub>			±20	μA
I <sub>IL</sub>	Low-level digital input current (see Note 3)	V <sub>IL</sub> = 0.0 V			±60	μA
I <sub>OZ</sub>	Hi-Z output leakage current	$\overline{\text{PD}}$ = Low or $\overline{\text{PDO}}$ = Low			±20	μA

NOTES: 3. Digital inputs are labeled I in I/O column of the Terminal Functions Table.  
4. Digital outputs are labeled O in I/O column of the Terminal Functions Table.

**dc specifications**

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
V <sub>ID(1)</sub>	Analog input differential voltage (see Note 5)		150		1200	mV
V <sub>IC</sub>	Analog input common mode voltage (see Note 5)		AV <sub>DD</sub> –0.3	AV <sub>DD</sub> –0.037		V
V <sub>I(OC)</sub>	Open circuit analog input voltage		AV <sub>DD</sub> –0.01	AV <sub>DD</sub> +0.01		V
I <sub>DD(2PIX)</sub>	Normal 2-pixel/clock power supply current (see Note 7)	ODCK = 82.5 MHz 2-pixel/clock			460	mA
I <sub>(PD)</sub>	Power-down current (see Note 6)	$\overline{\text{PD}}$ = Low			10	mA
I <sub>(PDO)</sub>	Output drive power-down current (see Note 6)	$\overline{\text{PDO}}$ = Low		35		mA

NOTES: 5. Specified as dc characteristic with no overshoot or undershoot.  
6. Analog inputs are open circuit (transmitter is disconnected from TFP503.)  
7. Alternating 2-pixel black/2-pixel white pattern. ST = high, STAG = high, QE[23:0] and Q0[23:0] C<sub>L</sub> = 10 pF.

# TFP503

## PanelBus™ HDCP DIGITAL RECEIVER

SLDS149 – AUGUST 2004

### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted) (continued)

#### ac specifications

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
V <sub>ID(2)</sub>	Differential input sensitivity (see Note 8)		150			mVp-p
V <sub>ID(3)</sub>	Maximum differential input				1560	mVp-p
t <sub>sk(D)</sub>	Analog input intra-pair (+ to -) differential skew (see Note 12)			0.4	t <sub>(bit)</sub> †	ns
t <sub>sk(CC)</sub>	Analog input inter-pair or channel-to-channel skew (see Note 12)			1.0	t <sub>(pixel)</sub> ‡	ns
	Worst case differential input clock jitter tolerance (see Notes 9 and 12)	112 MHz, 1 pixel/clock		200		ps
t <sub>r(1)</sub>	Rise time of data and control signals (see Notes 10 and 11)	ST = Low, C <sub>L</sub> = 10 pF			1.9	ns
		ST = High, C <sub>L</sub> = 10 pF			1.9	
t <sub>f(1)</sub>	Fall time of data and control signals (see Notes 10 and 11)	ST = Low, C <sub>L</sub> = 10 pF			1.9	ns
		ST = High, C <sub>L</sub> = 10 pF			1.9	
t <sub>r(2)</sub>	Rise time of ODCK clock (see Note 10)	ST = Low, C <sub>L</sub> = 10 pF			1.9	ns
		ST = High, C <sub>L</sub> = 10 pF			1.9	
t <sub>f(2)</sub>	Fall time of ODCK clock (see Note 10)	ST = Low, C <sub>L</sub> = 10 pF			1.9	ns
		ST = High, C <sub>L</sub> = 10 pF			1.9	
t <sub>su(1)</sub>	Setup time, data, and control signals to falling edge of ODCK (see Note 11)	1 pixel/clock PIXS = Low	ST = Low C <sub>L</sub> = 10 pF		1.2	ns
		OOCK_INV = Low	ST = High C <sub>L</sub> = 10 pF		1.2	
		2 pixel/clock PIXS = High	ST = Low C <sub>L</sub> = 10 pF		2.7	ns
		STAG = High OOCK_INV = Low	ST = High C <sub>L</sub> = 10 pF		2.7	
		2 pixel & STAG PIXS = High	ST = Low C <sub>L</sub> = 10 pF		1.7	ns
		STAG = Low OOCK_INV = Low	ST = High C <sub>L</sub> = 10 pF		1.7	
t <sub>h(1)</sub>	Hold time, data, and control signals to falling edge of ODCK (see Note 11)	1 pixel/clock PIXS = Low	ST = Low C <sub>L</sub> = 10 pF		0.9	ns
		OOCK_INV = Low	ST = High C <sub>L</sub> = 10 pF		0.9	
		2 pixel and STAG PIXS = High	ST = Low C <sub>L</sub> = 10 pF		2.9	ns
		STAG = Low OOCK_INV = Low	ST = High C <sub>L</sub> = 10 pF		2.9	

† t<sub>(bit)</sub> is 1/10 the pixel time, t<sub>(pixel)</sub>

‡ t<sub>(pixel)</sub> is the pixel time defined as the period of the RxC input clock. The period of ODCK is equal to t<sub>(pixel)</sub> in 1-pixel/clock mode or 2 t<sub>(pixel)</sub> when in 2-pixel/clock mode.

NOTES: 8. Specified as ac parameter to include sensitivity to overshoot, undershoot, and reflection.

9. Measured differentially at 50% crossing using ODCK output clock as trigger.

10. Rise and fall times measured as time between 20% and 80% of signal amplitude.

11. Data and control signals are: QE[23:0], QO[23:0], DE, HSYNC, VSYNC and CTL[2:1].

12. By characterization

13. Link active or inactive is determined by amount of time detected between DE transitions. SCDT indicates link activity.





**ac specifications (continued)**

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$t_{su(2)}$ Setup time, data, and control signals to rising edge of ODCK (see Note 11)	1 pixel/clock PIXS = Low	ST = Low $C_L = 10$ pF	1.9		ns
	OCK_INV = High	ST = High $C_L = 10$ pF	1.9		
	2 pixel/clock PIXS = High	ST = Low $C_L = 10$ pF	2.9		ns
	STAG = High OCK_INV = High	ST = High $C_L = 10$ pF	2.9		
	2 pixel & STAG PIXS = High	ST = Low $C_L = 10$ pF	2.0		ns
	STAG = Low OCK_INV = High	ST = High $C_L = 10$ pF	2.0		
$t_h(2)$ Hold time, data, and control signals to rising edge of ODCK (see Note 11)	1 pixel/clock PIXS = Low	ST = Low $C_L = 10$ pF	0.5		ns
	OCK_INV = High	ST = High $C_L = 10$ pF	0.5		
	2 pixel & STAG PIXS = High	ST = Low $C_L = 10$ pF	1.4		ns
	STAG = Low OCK_INV = High	ST = High $C_L = 10$ pF	1.4		
$f_{(ODCK)}$ ODCK frequency	PIXS = Low		25	165	MHz
	PIXS = High		12.5	82.5	
ODCK duty cycle			40%	50% 60%	
$t_d(PDL)$ Delay from $\overline{PD}$ low to Hi-Z outputs				18	ns
$t_d(PDOL)$ Delay from $\overline{PDO}$ low to Hi-Z outputs				18	ns
$t_{(HSC)}$ Time between DE transitions to SCDT low (see Note 13)	165 MHz		25		ms
$t_{(FSC)}$ Time from DE low to SCDT high (see Note 13)			8		trans(DE)†
$t_{d(st)}$ ODCK latching edge to QE[23:0] data output	STAG = Low PIXS = High		0.5 $t_{(pixel)}$		ns

† trans<sub>(DE)</sub> is one transition (low-to-high or high-to-low) of the DE signal.

NOTES: 11. Data and control signals are: QE[23:0], QO[23:0], DE, HSYNC, VSYNC and CTL[2:1].

13. Link active or inactive is determined by amount of time detected between DE transitions. SCDT indicates link activity.

## timing diagrams




Figure 1. Rise and Fall Time of ODClock




Figure 2. Rise and Fall Time of Data and Control Signals




Figure 3. ODClock Frequency




Figure 4. Data Setup and Hold Time to Rising and Falling Edge of ODClock




Figure 5. ODClock High to QE[23:0] Staggered Data Output




Figure 6. Analog Input Intra-Pair Differential Skew




Figure 7. Delay From  $\overline{PD}$  Low to Hi-Z Outputs




Figure 8. Delay From  $\overline{PDO}$  Low to Hi-Z Outputs

timing diagrams (continued)




Figure 9. Delay From  $\overline{\text{PD}}$  Low to High Before Inputs Are Active




Figure 10. Minimum Time  $\overline{\text{PD}}$  Low




Figure 11. Analog Input Channel-to-Channel Skew




Figure 12. Time Between DE Transitions to SCDT Low and SCDT High

## fundamental operation

The TFP503 is a DVI-compliant digital receiver that is used in digital display systems to receive and decode transition-minimized differential-signaling (T.M.D.S.) encoded RGB pixel data streams. High-bandwidth digital content protection (HDCP) receiver functionality provides decryption of the DVI input data streams encrypted at the transmitter, such as TI's HDCP TFP510 or TFP513 transmitter, to prevent unauthorized viewing or copying of digital content. In a digital display system, a host, usually a PC or consumer electronics device, contains a DVI-compatible transmitter that receives 24-bit pixel data along with the appropriate control signals. The HDCP TFP510 or TFP513 transmitter encrypts and encodes the signals into a high-speed, low-voltage, differential serial bit stream optimized for transmission over a twisted-pair cable to a display device. The display device, usually a flat-panel monitor, requires a DVI- and HDCP-compatible receiver like the TI TFP503 to decode and decrypt the serial bit stream back to the same 24-bit pixel data and control signals that originated at the host. This decoded data can then be applied directly to the flat panel drive circuitry to produce an image on the display. Since the host and display can be separated by distances up to five meters or more, serial transmission of the pixel data is preferred. To support modern display resolutions up to UXGA, a high-bandwidth receiver with good jitter and skew tolerance is required.

The TFP503 incorporates high-bandwidth digital content protection (HDCP). This provides secure data transmission for high-definition video. The TFP503 comes with embedded preprogrammed HDCP keys, thus eliminating the need both for an external storage device to store the HDCP keys and for the customer to purchase HDCP keys from the licensing authority. An encryption scheme ensures that the embedded HDCP keys are encrypted, thus providing highest level of key security.

## T.M.D.S. pixel data and control signal encoding

Only one of two possible T.M.D.S. characters for a given pixel is transmitted at a given time. The transmitter keeps a running count of the number of 1s and 0s previously sent, transmits the character that minimizes the number of transitions, and approximates a dc balance of the transmission line.

Three T.M.D.S. channels receive RGB pixel data during active display time, DE = high. These same three channels also receive HSYNC, VSYNC, CTL3, and two user-definable control signals, CTL[2:1], during inactive display or blanking interval (DE = low). The following table maps the received input data to the appropriate T.M.D.S. input channel in a DVI-compliant system.

RECEIVED PIXEL DATA ACTIVE DISPLAY DE = HIGH	T.M.D.S. INPUT CHANNEL	OUTPUT TERMINALS (VALID FOR DE = HIGH)
Red[7:0]	Channel-2 (Rx2 ±)	QE[23:16] QO[23:16]
Green[7:0]	Channel-1 (Rx1 ±)	QE[15:8] QO[15:8]
Blue[7:0]	Channel-0 (Rx0 ±)	QE[7:0] QO[7:0]
RECEIVED CONTROL DATA BLANKING DE = LOW	T.M.D.S. INPUT CHANNEL	OUTPUT TERMINALS (VALID FOR DE = LOW)
CTL[3:2] (see Note 14)	Channel-2 (Rx2 ±)	CTL2
CTL[1:0] (see Note 14)	Channel-1 (Rx1 ±)	CTL1
HSYNC, VSYNC	Channel-0 (Rx0 ±)	HSYNC, VSYNC

NOTE 14: Some DVI transmitters transmit a CTL0 signal. The TFP503 decodes and transfers CTL[2:1] and ignores CTL0 characters. CTL3 is used internally to enable HDCP decryption. CTL3 and CTL0 are not available as TFP503 outputs.

The TFP503 discriminates between valid pixel T.M.D.S. characters and control T.M.D.S. characters to determine the state of active display vs blanking, i.e., state of DE.


## high-bandwidth digital content protection (HDCP) overview

TI's HDCP transmitters and receivers use up to three cipher engines to protect information that may be externally accessible to the user.

## high-bandwidth digital content protection (HDCP) overview (continued)

The downstream encryption described in the specification *High-bandwidth Digital Content Protection System Specification* (Revision 1.0) protects video data passing from the HDCP transmitter to the HDCP receiver via a DVI link. The HDCP transmitter encrypts video data and the receiver decrypts the data as shown in Figure 13.

The HDCP keys must also be protected from access. An encryption scheme protects the HDCP device key values passing from an embedded EEPROM to the HDCP receiver via a dedicated I<sup>2</sup>C interface. When the HDCP device keys are needed, the encrypted values are read from the EEPROM, decrypted, and then enable HDCP functionality. Although external pullup resistors are required for the I<sup>2</sup>C interface, the key data on the interface is encrypted. TI's HDCP solution provides real advantages with respect to lower systems-level cost, ease of implementation, high performance, and exceptional security.



**Figure 13. TI's HDCP Implementation for PC and Display System**

## TFP503 clocking and data synchronization

The TFP503 receives a clock reference from the DVI transmitter, such as the TFP510 or TFP513, that has a period equal to the pixel time,  $t_{\text{pixel}}$ . The frequency of this clock is also referred to as the pixel rate. Since the T.M.D.S. encoded data on Rx[2:0] contains 10 bits per 8-bit pixel, it follows that the Rx[2:0] serial bit rate is 10 times the pixel rate. For example, the required pixel rate to support an UXGA resolution with 60-Hz refresh rate is 165 MHz. The T.M.D.S. serial bit rate is 10x the pixel rate or 1.65 Gb/s. Due to the transmission of this high-speed digital bit stream on three separate channels (or twisted-pair wires) of long distances (3 to 5 meters), phase synchronization between the data streams and the input reference clock is not assured. In addition, skew between the three data channels is common. The TFP503 uses a 4x oversampling scheme of the input data streams to achieve reliable synchronization with up to  $1-T_{\text{pixel}}$  channel-to-channel skew tolerance. Accumulated jitter on the clock and data lines due to reflections and external noise sources is also typical of high-speed serial data transmission. The TFP503 is designed for high jitter tolerance.

## TFP503 clocking and data synchronization (continued)

The input clock to the TFP503 is conditioned by a PLL (phase-locked-loop) to remove high frequency jitter from the clock. The PLL provides four 10x clock outputs of different phases to locate and sync the T.M.D.S. data streams (4x oversampling). During the active display interval, the pixel data is encoded to be transition minimized; whereas, during the blanking interval, the control data is encoded to be transition maximized. A DVI-compliant transmitter is required to transmit during the blanking interval for a minimum period of time,  $128 \cdot t_{\text{pixel}}$ , to ensure sufficient time for data synchronization when the receiver sees a transition-maximized code. Performing synchronization during the blanking interval, when the data is transition maximized, assures reliable data bit boundary detection. Phase synchronization to the data streams is unique for each of the three input channels and is maintained as long as the link remains active.

## TFP503 T.M.D.S. input levels and input impedance matching

The T.M.D.S. inputs to the TFP503 receiver have a fixed single-ended input termination impedance to  $AV_{DD}$ . The TFP503 is internally optimized using a laser-trim process to precisely fix the single-ended termination impedance at  $50 \Omega$ . This fixed impedance eliminates the need for external termination resistors while providing optimum impedance matching to standard DVI cables having a characteristic impedance of  $100 \Omega$ .

Figure 14 shows a conceptual schematic of a TFP510 or TFP513 transmitter and TFP503 receiver connection. The TFP510 or TFP513 transmitter drives the twisted-pair cable via a current source, usually achieved with an open-drain output driver. The internal single-ended termination resistors, which are matched to the characteristic impedance of the DVI cable, provide a pullup to  $AV_{DD}$ . Naturally, when the transmitter is disconnected and the TFP503 DVI inputs are left unconnected, the TFP503 receiver inputs are pulled up to  $AV_{DD}$ . The single-ended differential signal and full differential signal are shown in Figure 15. The TFP503 is designed to respond to differential signal swings ranging from 150 mV to 1.56 V with common mode voltages ranging from  $(AV_{DD} - 300 \text{ mV})$  to  $(AV_{DD} - 37 \text{ mV})$ .




Figure 14. T.M.D.S. Differential Input and Transmitter Connection




Figure 15. T.M.D.S. Inputs

## TFP503 modes of operation

The TFP503 provides system design flexibility and value by providing the system designer with configurable options or modes of operation to support varying system architectures. The following table outlines the various panel modes that can be supported along with appropriate external control pin settings.

PANEL	PIXEL RATE	ODCK LATCH EDGE	ODCK	DFO	PIXS	OCK_INV
TFT or 16-bit DSTN	1 pixel/clock	Falling	Free run	0	0	0
TFT or 16-bit DSTN	1 pixel/clock	Rising	Free run	0	0	1
TFT	2 pixel/clock	Falling	Free run	0	1	0
TFT	2 pixel/clock	Rising	Free run	0	1	1
24-bit DSTN	1 pixel/clock	Falling	Gated low	1	0	0
None	1 pixel/clock	Rising	Gated low	1	0	1
24-bit DSTN	2 pixel/clock	Falling	Gated low	1	1	0
24-bit DSTN	2 pixel/clock	Rising	Gated low	1	1	1

## TFP503 output driver configurations

The TFP503 provides flexibility by offering various output driver features that can be used to optimize power consumption, ground bounce, and power-supply noise. The following sections outline the output driver features and their effects.

**Output driver power down** ( $\overline{\text{PDO}}$  = low.) Pulling  $\overline{\text{PDO}}$  low places all the output drivers, except CTL1 and SCDT, into a high-impedance state. A weak pulldown (approximately 10  $\mu\text{A}$ ) gradually pulls these high-impedance outputs to a low level to prevent the outputs from floating. The SCDT output, which indicates a link-disabled or link-inactive state, can be tied directly to the  $\overline{\text{PDO}}$  input to disable the output drivers when the link is inactive or when the cable is disconnected. An internal pullup resistor on the  $\overline{\text{PDO}}$  terminal defaults the TFP503 to the normal nonpower-down output drive mode if left unconnected.

**Drive strength** (ST = high for high drive strength, ST = low for low drive strength.) The TFP503 allows for selectable output drive strength on the data, control, and ODCK outputs. See the *dc specifications* table for the values of  $\text{I}_{\text{OH(D)}}$  and  $\text{I}_{\text{OL(D)}}$  current drives for a given ST state. The high output strength offers approximately two times the drive as the low output drive strength does.

**Time-staggered pixel output.** This option works only in conjunction with the 2-pixel/clock mode (PIXS = high.) Setting  $\overline{\text{STAG}}$  = low will time-stagger the even and odd pixel outputs so as to reduce the amount of instantaneous current surge from the power supply. Depending on the PCB layout and design, this can help reduce the amount of system ground bounce and power supply noise. The time stagger is such that in 2-pixel/clock mode the even pixel is delayed from the latching edge of ODCK by 0.25  $T_{\text{(ODCK)}}$ . ( $T_{\text{(ODCK)}}$  is the period of ODCK. The ODCK period is 2  $t_{\text{(pixel)}}$  when in 2-pixel/clock mode.)

Depending on system constraints of output load, pixel rate, panel input architecture, and board cost, the TFP503 drive strength and staggered pixel options allow flexibility to reduce system power supply noise, ground bounce, and EMI.

**Power management.** The TFP503 offers several system power-management features. The output driver power-down ( $\overline{\text{PDO}}$  = low) mode is an intermediate mode which offers several uses. During this mode, all output drivers except SCDT and CTL1 are driven to a high-impedance state while the rest of the device circuitry remains active.

The TFP503 power down ( $\overline{\text{PD}}$  = low) is a complete power down in that it powers down the digital core, the analog circuitry, and output drivers. All output drivers are placed into a high-impedance state. All inputs are disabled except for the  $\overline{\text{PD}}$  input. The TFP503 does not respond to any digital or analog inputs until  $\overline{\text{PD}}$  is pulled high.

## TFP503 output driver configurations (continued)

Both  $\overline{\text{PDO}}$  and  $\overline{\text{PD}}$  have internal pullup resistors; so, if left unconnected, they default the TFP503 to normal operating modes.

**Sync detect.** The TFP503 offers an output, SCDT, to indicate link activity. The TFP503 monitors activity on DE to determine if the link is active. When 1 million pixel clock periods pass without a transition on DE, the TFP503 considers the link inactive and SCDT is driven low. SCDT goes high immediately after the first eight transitions on DE. SCDT again goes low when no more transitions are seen after  $2^{18}$  oscillator clocks.

SCDT can signal a system power-management circuit to initiate a system power down when the link is considered inactive. The SCDT can also be tied directly to the TFP503  $\overline{\text{PDO}}$  input to power down the output drivers when the link is inactive. It is not recommended to use the SCDT to drive the  $\overline{\text{PD}}$  input since, once in complete power down, the analog inputs are ignored and the SCDT state does not change. An external system power management circuit to drive  $\overline{\text{PD}}$  is preferred.

## HDCP register map

The TFP503 is a standard I<sup>2</sup>C slave device. All the registers can be written and read through the I<sup>2</sup>C interface. The I<sup>2</sup>C base address of the TFP503 is dependent on terminal 94 (DDC\_SA) as shown below.

TERMINAL 94	WRITE ADDRESS (HEX)	READ ADDRESS (HEX)
0	74	75
1	76	77

## I<sup>2</sup>C register map

BKSV		Subaddress = 00		Read Only			
7	6	5	4	3	2	1	0
BKSV[7:0]							
		Subaddress = 01		Read Only			
7	6	5	4	3	2	1	0
BKSV[15:8]							
		Subaddress = 02		Read Only			
7	6	5	4	3	2	1	0
BKSV[23:16]							
		Subaddress = 03		Read Only			
7	6	5	4	3	2	1	0
BKSV[31:24]							
		Subaddress = 04		Read Only			
7	6	5	4	3	2	1	0
BKSV[39:32]							



## I<sup>2</sup>C register map (continued)

Video receiver KSV. This value may be used to determine that the video receiver is HDCP capable. Valid KSVs contain 20 ones and 20 zeros, a characteristic that is verified by video transmitter hardware before encryption is enabled.

<b>Ri'</b>	<b>Subaddress = 08</b>							<b>Read Only</b>
7	6	5	4	3	2	1	0	
Ri' [7:0]								

	<b>Subaddress = 09</b>							<b>Read Only</b>
7	6	5	4	3	2	1	0	
Ri' [15:8]								

Link verification response. Updated every 128<sup>th</sup> frame. It is recommended that graphics systems protect against errors in the I<sup>2</sup>C transmission by re-reading this value when unexpected values are received. This value is available at all times between updates.

<b>AKSV</b>	<b>Subaddress = 10</b>							<b>Read/Write</b>	<b>Default = 00</b>
7	6	5	4	3	2	1	0		
AKSV[7:0]									

	<b>Subaddress = 11</b>							<b>Read/Write</b>	<b>Default = 00</b>
7	6	5	4	3	2	1	0		
AKSV[15:8]									

	<b>Subaddress = 12</b>							<b>Read/Write</b>	<b>Default = 00</b>
7	6	5	4	3	2	1	0		
AKSV[23:16]									

	<b>Subaddress = 13</b>							<b>Read/Write</b>	<b>Default = 00</b>
7	6	5	4	3	2	1	0		
AKSV[31:24]									

	<b>Subaddress = 14</b>							<b>Read/Write</b>	<b>Default = 00</b>
7	6	5	4	3	2	1	0		
AKSV[39:32]									

Video transmitter KSV. Writing to 0x14 triggers the authentication sequence in the device.

<b>An</b>	<b>Subaddress = 18</b>							<b>Read/Write</b>	<b>Default = 00</b>
7	6	5	4	3	2	1	0		
An[7:0]									

	<b>Subaddress = 19</b>							<b>Read/Write</b>	<b>Default = 00</b>
7	6	5	4	3	2	1	0		
An[15:8]									

	<b>Subaddress = 1A</b>							<b>Read/Write</b>	<b>Default = 00</b>
7	6	5	4	3	2	1	0		
An[23:16]									

## I<sup>2</sup>C register map (continued)

Subaddress = 1B				Read/Write		Default = 00	
7	6	5	4	3	2	1	0
An[31:24]							

Subaddress = 1C				Read/Write		Default = 00	
7	6	5	4	3	2	1	0
An[39:32]							

Subaddress = 1D				Read/Write		Default = 00	
7	6	5	4	3	2	1	0
An[47:40]							

Subaddress = 1E				Read/Write		Default = 00	
7	6	5	4	3	2	1	0
An[55:48]							

Subaddress = 1F				Read/Write		Default = 00	
7	6	5	4	3	2	1	0
An[63:56]							

Session random number. This multibyte value must be written by the graphics system before the KSV is written.

Bcaps		Subaddress = 40		Read Only		Default = 10	
7	6	5	4	3	2	1	0
Rsvd	Repeater	KSV-FIFO	Fast	Rsvd	Rsvd	Rsvd	Rsvd

Bit 6: REPEATER, Video repeater capability. This device is not a repeater. Read as 0.

Bit 5: READY, KSV FIFO ready. This device does not support repeater capability. Read as 0.

Bit 4: FAST. This device supports 400-kHz transfers. Read as 1.

Bstatus		Subaddress = 41		Read Only		Default = 00	
7	6	5	4	3	2	1	0
Bstatus[7:0]							

Subaddress = 42				Read Only		Default = 00	
7	6	5	4	3	2	1	0
Bstatus[15:8]							

Bstatus. This device does not support repeater capability. All bytes read as 0x00.

KSV_FIFO		Subaddress = 43		Read Only		Default = 00	
7	6	5	4	3	2	1	0
KSV_FIFO							

Key selection vector FIFO. This device is not a repeater. All bytes read as 0x00.

## I<sup>2</sup>C register map (continued)

VEN_ID		Subaddress = C0		Read Only		Default = 4C	
7	6	5	4	3	2	1	0
VEN_ID[7:0]							

		Subaddress = C1		Read Only		Default = 01	
7	6	5	4	3	2	1	0
VEN_ID[15:8]							

This read-only register contains the 16-bit Texas Instruments vendor ID for the TFP503. VEN\_ID[15:0] is hardwired to 0x014C.

DEV_ID		Subaddress = C2		Read Only		Default = 01	
7	6	5	4	3	2	1	0
DEV_ID[7:0]							

		Subaddress = C3		Read Only		Default = 05	
7	6	5	4	3	2	1	0
DEV_ID[15:8]							


This read-only register contains the 16-bit device ID for the TFP503. DEV\_ID[15:0] is hardwired to 0x0501.

REV_ID		Subaddress = C4		Read Only		Default = 01	
7	6	5	4	3	2	1	0
REV_ID[7:0]							

This read-only register contains the 8-bit revision ID for the TFP503. REV\_ID[7:0] is hardwired to 0x01.

## I<sup>2</sup>C interface

The I<sup>2</sup>C interface accesses the internal TFP503 registers. This two-terminal interface consists of one clock line, DDC\_SCL, and one serial data line, DDC\_SDA. The basic I<sup>2</sup>C access cycles are shown in Figures 16 and 17.



**Figure 16. I<sup>2</sup>C Start and Stop Conditions**

The basic access cycle consists of the following:

- A start condition
- A slave address cycle
- A subaddress cycle
- Any number of data cycles
- A stop condition

I<sup>2</sup>C interface (continued)

The start and stop conditions are shown in Figure 16. The high-to-low transition of DDC\_SDA while DDC\_SCL is high defines the start condition. The low-to-high transition of DDC\_SDA while DDC\_SCL is high defines the stop condition. Each cycle (data or address) consists of 8 bits of serial data followed by 1 acknowledge bit generated by the receiving device. Thus, each data/address cycle contains 9 bits as shown in Figure 17.




Figure 17. I<sup>2</sup>C Access Cycles

Following a start condition, each I<sup>2</sup>C device decodes the slave address. The TFP503 responds with an acknowledge by pulling the DDC\_SDA line low during the ninth clock cycle if it decodes the address as its address. During subsequent subaddress and data cycles, the TFP503 responds with an acknowledge as shown in Figure 18. The subaddress is autoincremented after each data cycle.

The transmitting device must not drive the DDC\_SDA signal during the acknowledge cycle so that the receiving device may drive the DDC\_SDA signal low. The not acknowledge,  $\bar{A}$ , condition is indicated by the master by keeping the DDC\_SDA signal high just before it asserts the stop, P, condition. This sequence terminates a read cycle as shown in Figure 19.

The slave address consists of 7 bits of address along with 1 bit of read/write information as shown below in Figures 18, 19, and 20. For the TFP503, the possible slave addresses (including the R/W bit) are 0x74, 0x76 for write cycles and 0x75 and 0x77 for read cycles. Refer to the *register map* section for additional base address information.

In order to minimize the number of bits that must be transferred for the link integrity check, a second read format is supported. This format, shown in Figure 20, has an implicit subaddress equal to 0x08, the starting location of R<sub>i</sub>'.






Figure 18. I<sup>2</sup>C Write Cycle

## I<sup>2</sup>C interface (continued)



$\bar{A}$  Not Acknowledge (SDA High)

**Figure 19. I<sup>2</sup>C Read Cycle**



$\bar{A}$  Not Acknowledge (SDA High)

**Figure 20. HDCP Port Link Integrity Message Read**

The DDC\_SDA and DDC\_SCL I<sup>2</sup>C interface is 3.3-V tolerant and both DDC\_SDA and DDC\_SCL require a level shifter for connection to the external system 5-V DDC lines. The I<sup>2</sup>C SDA driver must provide the 0.4-V maximum low level at 3 mA specified by the I<sup>2</sup>C specification under typical conditions. Stressed conditions can make the output level marginal. The level shifter design must minimize loading and losses to provide the best possible low level signal on the SDA line.

## PowerPAD 100-terminal TQFP package

The TFP503 is packaged in TI's thermally enhanced PowerPAD 100-terminal TQFP packaging. The PowerPAD package is a 14-mm × 14-mm × 1-mm TQFP outline with 0.5-mm lead-pitch. The PowerPAD package has a specially designed die-mount pad that offers improved thermal capability over typical TQFP packages of the same outline. The TI 100-terminal TQFP PowerPAD package offers a backside solder plane that connects directly to the die-mount pad for enhanced thermal conduction. If traces or vias are located under the back side pad, they must be protected by a suitable solder mask or other assembly technique to prevent inadvertent shorting to the exposed backside pad.

Soldering the backside of the device to a thermal land connected to the PCB ground plane is recommended for thermal, electrical, and EMI considerations. The thermal land may be soldered to the exposed PowerPAD using standard reflow soldering techniques.

The recommended pad size for the grounded thermal land is 5.8 mm minimum, centered in the device land pattern. When vias are required to ground the land, multiple vias are recommended for a low-impedance connection to the ground plane. Multiple vias are also recommended when thermal flow from the land to another plane is needed. Vias in the exposed pad must be small enough or filled to prevent wicking the solder away from the interface between the package body and the thermal land on the surface of the board during solder reflow.




Figure 21. Recommended Thermal Land Size

More information on this package and other requirements for using thermal lands and thermal vias are detailed in the TI application note *PowerPAD Thermally Enhanced Package Application Report*, TI literature number SLMA002, available via the TI Web pages beginning at URL: <http://www.ti.com>

The following table outlines the thermal properties of the TI 100-terminal TQFP PowerPAD package.

Table 1. TI 100-Terminal TQFP (14 × 14 × 1 mm)/0.5-mm Lead Pitch


PARAMETER		PowerPAD NOT CONNECTED TO PCB THERMAL PLANE	PowerPAD CONNECTED TO PCB THERMAL PLANE (see Note 15)
R <sub>θJA</sub>	Junction-to-ambient thermal resistance (see Notes 15, 16, 17, and 18)	73.7°C/W	22.5°C/W
P <sub>D</sub>	Package power dissipation (see Notes 15, 16, 17, and 18)	1.08 W	3.55 W

NOTES: 15. Specified with the PowerPAD bond pad on the backside of the package soldered to a 2 oz Cu plate PCB thermal plane.  
16. Airflow is at 0 LFM (no airflow).  
17. Specified at 150°C junction temperature and 70°C ambient temperature.  
18. It is recommended that the power pad of the device must be connected to the PCB thermal plane for improved thermal performance.

## THERMAL PAD MECHANICAL DATA

**PZP (S-PQFP-G100)**

**PowerPAD™ PLASTIC QUAD FLATPACK**



- NOTES:
- A. All linear dimensions are in millimeters.
  - B. This drawing is subject to change without notice.
  - C. For additional information on the PowerPAD™ package and how to take advantage of its heat dissipating abilities, refer to Technical Brief, **PowerPAD Thermally Enhanced Package**, Texas Instruments Literature No. SLMA002 and Application Brief, **PowerPAD Made Easy**, Texas Instruments Literature No. SLMA004. Both documents are available at [www.ti.com](http://www.ti.com).


PowerPAD is a trademark of Texas Instruments.



**MECHANICAL DATA**

**PZP (S-PQFP-G100)**

**PowerPAD™ PLASTIC QUAD FLATPACK**




- NOTES: A. All linear dimensions are in millimeters.  
 B. This drawing is subject to change without notice.  
 C. Body dimensions do not include mold flash or protrusion.  
 D. The package thermal performance may be enhanced by bonding the thermal pad to an external thermal plane. This pad is electrically and thermally connected to the backside of the die and possibly selected leads.  
 E. Falls within JEDEC MS-026

PowerPAD is a trademark of Texas Instruments.



PZP (S-PQFP-G100)

PowerPAD™ PLASTIC QUAD FLATPACK



- NOTES:
- All linear dimensions are in millimeters.
  - This drawing is subject to change without notice.
  - Body dimensions do not include mold flash or protrusion.
  - This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding recommended board layout. This document is available at [www.ti.com](http://www.ti.com) <<http://www.ti.com>>.
  - Falls within JEDEC MS-026

PowerPAD is a trademark of Texas Instruments.

## IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

<b>Products</b>		<b>Applications</b>	
Amplifiers	<a href="http://amplifier.ti.com">amplifier.ti.com</a>	Audio	<a href="http://www.ti.com/audio">www.ti.com/audio</a>
Data Converters	<a href="http://dataconverter.ti.com">dataconverter.ti.com</a>	Automotive	<a href="http://www.ti.com/automotive">www.ti.com/automotive</a>
DSP	<a href="http://dsp.ti.com">dsp.ti.com</a>	Broadband	<a href="http://www.ti.com/broadband">www.ti.com/broadband</a>
Interface	<a href="http://interface.ti.com">interface.ti.com</a>	Digital Control	<a href="http://www.ti.com/digitalcontrol">www.ti.com/digitalcontrol</a>
Logic	<a href="http://logic.ti.com">logic.ti.com</a>	Military	<a href="http://www.ti.com/military">www.ti.com/military</a>
Power Mgmt	<a href="http://power.ti.com">power.ti.com</a>	Optical Networking	<a href="http://www.ti.com/opticalnetwork">www.ti.com/opticalnetwork</a>
Microcontrollers	<a href="http://microcontroller.ti.com">microcontroller.ti.com</a>	Security	<a href="http://www.ti.com/security">www.ti.com/security</a>
		Telephony	<a href="http://www.ti.com/telephony">www.ti.com/telephony</a>
		Video & Imaging	<a href="http://www.ti.com/video">www.ti.com/video</a>
		Wireless	<a href="http://www.ti.com/wireless">www.ti.com/wireless</a>

Mailing Address: Texas Instruments  
Post Office Box 655303 Dallas, Texas 75265

Copyright © 2004, Texas Instruments Incorporated