

# Ultra-Low Power Adjustable Supervisor with Power-Fail Output

## FEATURES

- 500nA Quiescent Current
- $\pm 1.5\%$  (Max) Accuracy over Temperature
- Operates Down to 1.6V Supply
- Adjustable Reset Threshold
- Adjustable Power-Fail Threshold
- Early Warning Power-Fail Output
- Selectable 15ms or 200ms Reset Timeout
- Manual Reset Input
- Compact 8-Lead, 2mm  $\times$  2mm DFN and TSOT-23 (ThinSOT™) Packages

## APPLICATIONS

- Portable Equipment
- Battery-Powered Equipment
- Security Systems
- Point-of-Sale Devices
- Wireless Systems

LT, LT, LTC, LTM are registered trademarks of Linear Technology Corporation. ThinSOT is a trademark of Linear Technology Corporation. All other trademarks are the property of their respective owners.


## DESCRIPTION

The LTC®2934 ultra-low power voltage monitor provides system initialization, power-fail warning and reset generation functions. Low quiescent current (500nA typical) makes the LTC2934 an ideal choice for battery-operated applications.

Precision power-fail and reset voltages can be configured independently. Early warning of an impending low voltage condition is provided at the power-fail output ( $\overline{\text{PFO}}$ ) when the PFI input falls below 0.4V. Supervisory circuits monitor the ADJ input and pull  $\overline{\text{RST}}$  low when ADJ falls below 0.4V. When ADJ is rising from an under-threshold condition, an internal reset timer is started after exceeding the ADJ threshold by 5%. The reset timeout delays the return of the  $\overline{\text{RST}}$  output to a high state. A pushbutton switch connected to the  $\overline{\text{MR}}$  input is typically used to force a manual reset. Outputs  $\overline{\text{RST}}$  and  $\overline{\text{PFO}}$  are available with open-drain (LTC2934-1) or active pull-up circuits (LTC2934-2). Operating temperature range is from  $-40^{\circ}\text{C}$  to  $85^{\circ}\text{C}$ .


## TYPICAL APPLICATION

Configurable Low Power Voltage Supervisor



POWER FAIL FALLING THRESHOLD = 1.686V  
 RESET FALLING THRESHOLD = 1.606V

Selectable Reset Timeout Period



# LTC2934

## ABSOLUTE MAXIMUM RATINGS

(Note 1)

### Input Voltages

|          |                              |
|----------|------------------------------|
| $V_{CC}$ | –0.3V to 6V                  |
| ADJ, PFI | –0.3V to 6V                  |
| RT, MR   | –0.3V to ( $V_{CC} + 0.3V$ ) |

### Output Voltages

|                      |                              |
|----------------------|------------------------------|
| PFO, RST (LTC2934-1) | –0.3V to 6V                  |
| PFO, RST (LTC2934-2) | –0.3V to ( $V_{CC} + 0.3V$ ) |

### RMS Currents

|          |      |
|----------|------|
| PFO, RST | ±5mA |
|----------|------|

### Operating Ambient Temperature Range

|          |               |
|----------|---------------|
| LTC2934C | 0°C to 70°C   |
| LTC2934I | –40°C to 85°C |


### Storage Temperature Range

|  |                |
|--|----------------|
|  | –65°C to 150°C |
|--|----------------|

### Lead Temperature (Soldering, 10 sec)

|                 |       |
|-----------------|-------|
| TSOT-23 Package | 300°C |
|-----------------|-------|

## PIN CONFIGURATION



## ORDER INFORMATION

### Lead Free Finish

| TAPE AND REEL (MINI) | TAPE AND REEL       | PART MARKING* | PACKAGE DESCRIPTION            | TEMPERATURE RANGE |
|----------------------|---------------------|---------------|--------------------------------|-------------------|
| LTC2934CTS8-1#TRMPBF | LTC2934CTS8-1#TRPBF | LTDKR         | 8-Lead Plastic TSOT-23         | 0°C to 70°C       |
| LTC2934ITS8-1#TRMPBF | LTC2934ITS8-1#TRPBF | LTDKR         | 8-Lead Plastic TSOT-23         | –40°C to 85°C     |
| LTC2934CTS8-2#TRMPBF | LTC2934CTS8-2#TRPBF | LTDKS         | 8-Lead Plastic TSOT-23         | 0°C to 70°C       |
| LTC2934ITS8-2#TRMPBF | LTC2934ITS8-2#TRPBF | LTDKS         | 8-Lead Plastic TSOT-23         | –40°C to 85°C     |
| LTC2934CDC-1#TRMPBF  | LTC2934CDC-1#TRPBF  | LDKT          | 8-Lead (2mm × 2mm) Plastic DFN | 0°C to 70°C       |
| LTC2934IDC-1#TRMPBF  | LTC2934IDC-1#TRPBF  | LDKT          | 8-Lead (2mm × 2mm) Plastic DFN | –40°C to 85°C     |
| LTC2934CDC-2#TRMPBF  | LTC2934CDC-2#TRPBF  | LDKV          | 8-Lead (2mm × 2mm) Plastic DFN | 0°C to 70°C       |
| LTC2934IDC-2#TRMPBF  | LTC2934IDC-2#TRPBF  | LDKV          | 8-Lead (2mm × 2mm) Plastic DFN | –40°C to 85°C     |

TRM = 500 pieces. \*Temperature grades are identified by a label on the shipping container.

Consult LTC Marketing for parts specified with wider operating temperature ranges.

Consult LTC Marketing for information on lead based finish parts.

For more information on lead free part marking, go to: <http://www.linear.com/leadfree/>

For more information on tape and reel specifications, go to: <http://www.linear.com/tapeandreel/>

# ELECTRICAL CHARACTERISTICS

The ● denotes the specifications which apply over the full operating temperature range, otherwise specifications are at  $T_A = 25^\circ\text{C}$ ,  $V_{CC} = 3.6\text{V}$ , unless otherwise noted. (Note 2)

| SYMBOL   | PARAMETER                     | CONDITIONS | MIN | TYP | MAX  | UNITS |
|----------|-------------------------------|------------|-----|-----|------|-------|
| $V_{CC}$ | $V_{CC}$ Input Supply Voltage | ●          | 1.6 |     | 5.5  | V     |
| $I_{CC}$ | $V_{CC}$ Input Supply Current | ●          | 225 | 500 | 1000 | nA    |

## Threshold Adjustment Inputs: ADJ, PFI

|                 |                                                                     |                                                       |     |         |         |    |
|-----------------|---------------------------------------------------------------------|-------------------------------------------------------|-----|---------|---------|----|
| $V_{TH}$        | Input Threshold (Monitored Voltage Falling)                         | ●                                                     | 394 | 400     | 406     | mV |
| $V_{THM}$       | ADJ to PFI Threshold Matching                                       | ●                                                     |     | $\pm 2$ | $\pm 8$ | mV |
| $V_{ADJ(HYST)}$ | Reset Threshold Hysteresis (Monitored Voltage Rising)               | ●                                                     | 18  | 20      | 25      | mV |
| $V_{PFI(HYST)}$ | Power-Fail Threshold Hysteresis (Monitored Voltage Rising)          | ●                                                     | 8   | 10      | 15      | mV |
| $t_{UV}$        | Undervoltage Detect to $\overline{RST}$ or $\overline{PFO}$ Falling | $V_{ADJ}$ or $V_{PFI} = V_{TH} - 4\text{mV}$ (Note 3) |     | 1       |         | ms |
| $I_{TH(LKG)}$   | Threshold Adjustment Input Leakage Current                          | $V_{ADJ}$ or $V_{PFI} = 420\text{mV}$                 | ●   | 0.1     | $\pm 1$ | nA |

## Control Inputs: $\overline{MR}$ , RT

|              |                                               |                       |        |                           |                           |               |
|--------------|-----------------------------------------------|-----------------------|--------|---------------------------|---------------------------|---------------|
| $V_{IN(TH)}$ | Control Input Threshold                       | RT<br>$\overline{MR}$ | ●<br>● | $0.3 \cdot V_{CC}$<br>0.4 | $0.7 \cdot V_{CC}$<br>1.4 | V<br>V        |
| $t_{PW}$     | Input Pulse Width                             | $\overline{MR}$       | ●      | 20                        |                           | $\mu\text{s}$ |
| $t_{PD}$     | Propagation Delay to $\overline{RST}$ Falling | Manual Reset Falling  | ●      | 2                         | 5                         | 20            |
| $R_{PU}$     | Internal Pull-Up Resistance                   | $\overline{MR}$       | ●      | 600                       | 900                       | 1200          |
| $I_{LK}$     | Input Leakage Current (RT Input)              | RT = $V_{CC}$ or GND  | ●      |                           | $\pm 1$                   | $\pm 10$      |

## Reset and Power Fail Outputs: $\overline{RST}$ , $\overline{PFO}$







|           |                                          |                                                                                                        |        |                    |           |            |          |
|-----------|------------------------------------------|--------------------------------------------------------------------------------------------------------|--------|--------------------|-----------|------------|----------|
| $V_{OL}$  | Voltage Output Low                       | $V_{CC} = 1\text{V}$ , 200 $\mu\text{A}$ Pull-Up Current<br>$V_{CC} = 3\text{V}$ , 3mA Pull-Up Current | ●<br>● |                    | 25<br>50  | 100<br>150 | mV<br>mV |
| $V_{OH}$  | Voltage Output High (LTC2934-2)          | -200 $\mu\text{A}$ Pull-Down Current                                                                   | ●      | $0.7 \cdot V_{CC}$ |           |            | V        |
| $I_{OH}$  | Leakage Current, Output High (LTC2934-1) | $V_{\overline{RST}}, V_{\overline{PFO}} = 3.6\text{V}$                                                 | ●      |                    | $\pm 1$   | $\pm 10$   | nA       |
| $t_{RST}$ | Reset Timeout Period                     | RT Input High<br>RT Input Low                                                                          | ●<br>● | 140<br>10          | 200<br>15 | 260<br>25  | ms<br>ms |

**Note 1:** Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.



**Note 2.** All currents into pins are positive, all voltages are referenced to GND unless otherwise noted.

**Note 3.** Guaranteed by design. Characterized, but not production tested.

## TYPICAL PERFORMANCE CHARACTERISTICS $T_A = 25^\circ\text{C}$ , unless otherwise noted.



## TYPICAL PERFORMANCE CHARACTERISTICS $T_A = 25^\circ\text{C}$ , unless otherwise noted.



## PIN FUNCTIONS

**ADJ:** Reset Threshold Adjustment Input. Tie to resistive divider between monitored voltage and GND to configure desired reset threshold. See the Applications Information section for details. Tie to  $V_{CC}$  if unused.

**Exposed Pad (DFN Only):** Exposed Pad may be left floating or connected to device ground.

**GND:** Device Ground.

**MR:** Manual Reset Input. Attach a push-button switch between this input and ground. A logic low on this input pulls  $\overline{RST}$  low. When the  $\overline{MR}$  input returns to logic high,  $\overline{RST}$  returns high after the reset timer has expired. Tie to  $V_{CC}$  if unused.

**PFI:** Power-Fail Threshold Adjustment Input. Tie to resistive divider between monitored voltage and GND to configure desired power-fail threshold. See the Applications Information section for details. Tie to  $V_{CC}$  or GND if unused.


**PFO:** Power-Fail Output.  $\overline{PFO}$  pulls low when monitored voltage falls below the power-fail (PFI) threshold.  $\overline{PFO}$  is released when the PFI voltage rises above the power-fail threshold by 2.5%.  $\overline{PFO}$  is available with open-drain (LTC2934-1) or active pull-up (LTC2934-2) outputs. Leave open if unused.

**RST:** Reset Output.  $\overline{RST}$  pulls low when monitored voltage falls below the reset threshold.  $\overline{RST}$  is released after monitored voltage exceeds the reset threshold plus 5% hysteresis and after reset timer has expired.  $\overline{RST}$  is available with open-drain (LTC2934-1) or active pull-up (LTC2934-2) outputs. Leave open if unused.

**RT:** Reset Timeout Selection Input. Tie to GND or  $V_{CC}$  for desired reset timeout. Tie low for 15ms delay or high for 200ms delay.


**VCC:** Power Supply Input. Bypass  $V_{CC}$  with 0.1 $\mu\text{F}$  to GND.

## BLOCK DIAGRAM




## TIMING DIAGRAM

## PFI/PF0 Timing



### ADJ/ $\overline{\text{RST}}$ Timing



## APPLICATIONS INFORMATION

### VOLTAGE MONITORING

Unmanaged power can cause various system problems. At power-up, voltage fluctuation around critical thresholds can cause improper system or processor initialization. The LTC2934 provides power management capabilities for the system power-up phase. The supervisory device issues a system reset after the monitored voltage has stabilized. Built-in hysteresis and filtering ensures that fluctuations due to load transients or supply noise do not cause chattering of the status outputs. Comparator undervoltage glitch immunity is shown in the Typical Performance Characteristics section. The curve demonstrates the transient amplitude and width required to switch the comparators.

Because many batteries exhibit large series resistance, load currents can cause significant voltage drops. The low DC current draw of the LTC2934 (at any input voltage) does not add to the loading problem. When voltage is initially applied to  $V_{CC}$ ,  $\overline{RST}$  and  $\overline{PFO}$  pull low once there is enough voltage to turn on the pull-down devices (1V maximum).

If the monitored supply voltage falls to the power-fail threshold, the built-in power-fail comparator pulls  $\overline{PFO}$  low.  $\overline{PFO}$  remains low until the PFI input rises above 0.4V plus 2.5% hysteresis.  $\overline{PFO}$  is typically used to signal preparation for controlled shutdown. For example, the  $\overline{PFO}$  output may be connected to a processor nonmaskable interrupt. Upon interrupt, the processor begins shutdown procedures such as supply sequencing and/or storage/erasure of system state in nonvolatile memory.

If the monitored voltage drops below the reset threshold,  $\overline{RST}$  pulls low until the ADJ input rises above 0.4V plus 5% hysteresis. This may occur through battery charging or replacement. An internal reset timer delays the return of the  $\overline{RST}$  output to a high state to provide settling and initialization time. The  $\overline{RST}$  output is typically connected to processor reset input.

Few, if any external components are necessary for reliable operation. However, a decoupling capacitor between  $V_{CC}$  and ground is recommended (0.01 $\mu$ F minimum).

### Threshold Configuration

The LTC2934 monitors voltage applied to its inputs PFI and ADJ. A resistive divider connected between a monitored voltage and ground is used to bias the inputs. Figure 1 demonstrates how the monitor inputs can be made dependent upon a single voltage ( $V_1$ ). Only three resistors are required. To calculate their values, specify desired falling power fail ( $V_{PF}$ ) and reset voltages ( $V_R$ ) with  $V_{PF} > V_R$ . For example:

$$V_{PF} = 1.72V, V_R = 1.62V$$




Figure 1. Configuration for Single Voltage Monitoring

The solution for  $R_1$ ,  $R_2$ , and  $R_3$  provides three equations and three unknowns. Maximum resistor size is governed by maximum input leakage current. For the LTC2934, the maximum input leakage current over temperature is 1nA. For a maximum error of 1% due to both input currents, the resistor divider current should be 100 times the sum of the leakage currents, or 0.2 $\mu$ A. At the reset threshold,  $V_1 = 1.62V$ , so  $R_{SUM} = V_1/0.2\mu A = 8.1M$  where:

$$R_{SUM} = R_1 + R_2 + R_3$$

The falling monitor thresholds ( $V_{TH}$ ) are 0.4 volts, so:

$$R_1 = \frac{V_{TH} \cdot R_{SUM}}{V_{PF}} = \frac{0.4V \cdot 8.1M}{1.72V} = 1.88M$$

The closest 1% value is 1.87M.  $R_2$  can be determined from:

$$R_2 = \frac{V_{TH} \cdot R_{SUM}}{V_R} - R_1 = \frac{0.4V \cdot 8.1M}{1.62V} - 1.87M$$

$$R_2 = 130k$$

## APPLICATIONS INFORMATION

R3 is easily obtained from:

$$R3 = R_{SUM} - R1 - R2 = 8.1M - 1.87M - 130k = 6.1M$$

The closest 1% value is 6.04M. Plugging the standard values back into the equations yields the design values for the falling power-fail and reset voltages:

$$V_{PF} = 1.720V, V_R = 1.608V$$

Figure 2 demonstrates how the inputs can be biased to monitor two voltages (V1, V2). In this example, four resistors are required. Calculate each divider ratio for the desired falling threshold ( $V_{FT}$ ) using:

$$\frac{R_{nB}}{R_{nA}} = \frac{V_{FT}}{V_{TH}} - 1 = \frac{V_{FT}}{0.4V} - 1$$

In Figure 2,  $\overline{PFO}$  is tied back to the  $\overline{MR}$  input, making the state of the  $\overline{RST}$  output dependent upon both V1 and V2. If V1 and V2 are both above the configured falling threshold plus hysteresis,  $\overline{RST}$  is allowed to pull high. If independent operation of the status outputs is desired, simply omit the  $\overline{PFO}$  to  $\overline{MR}$  connection.




Figure 2. Dual Voltage Monitoring




Figure 3.  $\overline{RST}$  vs  $V_{CC}$  with 10k Pull-Up

### Selecting Output Logic Style

The LTC2934 status outputs are available in two options: open-drain (LTC2934-1) or active pull-up (LTC2934-2). The open-drain option (LTC2934-1) allows the outputs to be pulled up to a user defined voltage with a resistor. The open-drain pull-up voltage may be greater than  $V_{CC}$  (5.5V maximum), which is not always possible with inferior battery supervisors, due to internal diode clamps. When the status outputs are low, power is dissipated in the pull-up resistors. Recommended resistor values lie in the range between 10k and 470k. Figure 3 demonstrates typical LTC2934-1  $\overline{RST}$  output behavior.

The active pull-up option (LTC2934-2) eliminates the need for external pull-up resistors on the status outputs. Integrated pull-up devices pull the outputs up to  $V_{CC}$ . Actively pulled up outputs may not be driven above  $V_{CC}$ .

Some applications require the  $\overline{RST}$  and/or  $\overline{PFO}$  outputs to be valid with  $V_{CC}$  down to ground. Active pull-up handles this requirement with the addition of an external resistor from the output to ground. The resistor provides a path for leakage currents, preventing the output from floating to undetermined voltages when connected to high impedance (such as CMOS logic inputs). The resistor value should be small enough to provide effective pull-down without excessively loading the pull-up circuitry. A 100k resistor from output to ground is satisfactory for most applications. When the status outputs are high, power is dissipated in the pull-down resistors. Figure 4 demonstrates typical LTC2934-2  $\overline{RST}$  output behavior.




Figure 4.  $\overline{RST}$  vs  $V_{CC}$

## APPLICATIONS INFORMATION

### Manual Reset Input

When  $V_{CC}$  is above its reset threshold, and the manual reset input ( $\overline{MR}$ ) is pulled low, the  $\overline{RST}$  output is forced low.  $\overline{RST}$  remains low for the selected reset timeout period after the manual reset input is released and pulled high. The manual reset input is pulled up internally through 900k to  $V_{CC}$ . If external leakage currents have the ability to pull down the manual reset input below its logic threshold, a lower value pull-up resistor, placed between  $V_{CC}$  and  $\overline{MR}$  will fix the problem.

Input  $\overline{MR}$  is often pulled down through a pushbutton switch requiring human contact. If extended ESD toler-


ance is required, series resistance between the switch and the input is recommended. For most applications a 10k resistor provides sufficient current limiting.

### Selecting the Reset Timeout Period


Use the RT input to select between two fixed reset timeout periods. Connect RT to ground for a 15ms timeout. Connect RT to  $V_{CC}$  for a 200ms timeout. The reset timeout period occurs after the ADJ input is driven above threshold. After the reset timeout period, the  $\overline{RST}$  output is allowed to pull up to a high state.

## TYPICAL APPLICATIONS


Battery Monitor with Interface to Low Voltage Logic



Alkaline Cell Stack Voltage Monitor




Coin Cell Voltage Monitor




## PACKAGE DESCRIPTION

**DC Package**  
**8-Lead Plastic DFN (2mm × 2mm)**  
 (Reference LTC DWG # 05-08-1719 Rev 0)



RECOMMENDED SOLDER PAD PITCH AND DIMENSIONS  
 APPLY SOLDER MASK TO AREAS THAT ARE NOT SOLDERED



### NOTE:

1. DRAWING IS NOT A JEDEC PACKAGE OUTLINE
2. DRAWING NOT TO SCALE
3. ALL DIMENSIONS ARE IN MILLIMETERS
4. DIMENSIONS OF EXPOSED PAD ON BOTTOM OF PACKAGE DO NOT INCLUDE MOLD FLASH. MOLD FLASH, IF PRESENT, SHALL NOT EXCEED 0.15mm ON ANY SIDE
5. EXPOSED PAD SHALL BE SOLDER PLATED
6. SHADED AREA IS ONLY A REFERENCE FOR PIN 1 LOCATION ON THE TOP AND BOTTOM OF PACKAGE

# PACKAGE DESCRIPTION

**TS8 Package**  
**8-Lead Plastic TSOT-23**  
 (Reference LTC DWG # 05-08-1637)

