# 54LS/74LS259 011116

### 8-BIT ADDRESSABLE LATCH


**DESCRIPTION** — The '259 is a high speed 8-bit addressable latch designed for general purpose storage applications in digital systems. It is a multifunctional device capable of storing single line data in eight addressable latches, and also a 1-of-8 decoder and demultiplexer with active HIGH outputs. The device also incorporates an active LOW common Clear for resetting all latches, as well as, an active LOW Enable. It is functionally identical to the 9334 and 93L34 8-bit addressable latch.

- SERIAL-TO-PARALLEL CONVERSION
- EIGHT BITS OF STORAGE WITH OUTPUT OF EACH BIT AVAILABLE
- RANDOM (ADDRESSABLE) DATA ENTRY
- ACTIVE HIGH DEMULTIPLEXING OR DECODING CAPABILITY
- EASILY EXPANDABLE
- COMMON CLEAR
- FULLY TTL AND CMOS COMPATIBLE

#### **ORDERING CODE:** See Section 9


	PIN	COMMERCIAL GRADE	MILITARY GRADE	PKG
PKGS	ОПТ	$V_{CC} = +5.0 \text{ V } \pm 5\%,$ $T_A = 0^{\circ}\text{C to } +70^{\circ}\text{C}$	$V_{CC} = +5.0 \text{ V} \pm 10\%,$ $T_A = -55^{\circ}\text{ C to} + 125^{\circ}\text{ C}$	TYPE
Plastic DIP (P)	А	74LS259PC		9В
Ceramic DIP (D)	А	74LS259DC	54LS259DM	6B
Flatpak (F)	Α	74LS259FC	54LS259FM	4L

## CONNECTION DIAGRAM PINOUT A



INDIT	CADING	/EAN_OII	T. Sec Sec	tion 3 for	111	definitions

PIN NAMES	DESCRIPTION	54/74L\$ (U.L.) HIGH/LOW
0 — A2	Address Inputs	0.5/0.25
)	Data Input	0.5/0.25
	Enable Input (Active LOW)	1.0/0.5
ĪL .	Conditional Clear Input (Active LOW)	0.5/0.25
$Q_0 - Q_7$	Latch Outputs	10/5.0
		(2.5)



Vcc = Pin 16 GND = Pin 8 **FUNCTIONAL DESCRIPTION** — The '259 has four modes of operation as shown in the Mode Selection Table. In the addressable latch mode, data on the Data line (D) is written into the addressed latch. The addressed latch will follow the data input with all non-addressed latches remaining in their previous states. in the memory mode, all latches remain in their previous state and are unaffected by the Data or Address inputs.

In the one-of-eight decoding or demultiplexing mode, the addressed output will follow the state of the D input with all other outputs in the LOW state. In the clear mode all outputs are LOW and unaffected by the address and data inputs. When operating the '259 as an addressable latch, changing more than one bit of the address could impose a transient wrong address. Therefore, this should only be done while in the memory mode. The Truth Table below summarizes the operations of the '259.

#### **MODE SELECT TABLE**

Ē	CL	MODE
エーエー	FFII	Addressable Latch Memory Active HIGH 8-Channel Demultiplexer Clear

#### TRUTH TABLE

		INF	PUTS						ΟU	<b>FPUTS</b>	1			
CL	Ē	D	Ao	A <sub>1</sub>	A <sub>2</sub>	Q <sub>0</sub>	Q <sub>1</sub>	Q <sub>2</sub>	Q <sub>3</sub>	Q <sub>4</sub>	Q <sub>5</sub>	Q <sub>6</sub>	Q <sub>7</sub>	MODE
	H L L L L L	I	X L L I I	X L L L H	X L L L	LLHLL	L L L H	L L L	L L L	L L L	L L L	L L L	L L L	Clear Demultiplex
Н	Н	х	×	×	×	Q <sub>t-1</sub>	Q <sub>t-1</sub>	Q <sub>t-1</sub>	Qt-1	Q <sub>t-1</sub>		Q <sub>t-1</sub>	H Qt-1	Memory
<b>TIII</b>		_ H _ H	LLHH	L L L L H H	TI	L H Qt-1 Qt-1 Qt-1	Qt-1 Qt-1 L H	Qt-1 Qt-1 Qt-1 Qt-1 Qt-1	Qt-1 Qt-1 Qt-1 Qt-1	Qt-1 Qt-1 Qt-1 Qt-1 Qt-1	Qt-1 Qt-1 Qt-1 Qt-1 Qt-1 Qt-1	Qt-1 Qt-1 Qt-1 Qt-1 Qt-1	Qt-1 Qt-1 Qt-1 Qt-1	Addressable Latch


Qt-1 = Previous Output State

H = HIGH Voltage Level

L = LOW Voltage Level

X = Immaterial

Z = High Impedance



## DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER	54/7	4LS	UNITS	CONDITIONS
		Min	Max		CONDITIONS
lcc	Power Supply Current		(36)	mA	Vcc = Max

## AC CHARACTERISTICS: $V_{CC} = +5.0 \text{ V}$ , $T_A = +25^{\circ}\text{C}$ (See Section 3 for waveforms and load configurations)

		54/7	74LS		
SYMBOL	PARAMETER	C <sub>L</sub> =	15 pF	UNITS	CONDITIONS
		Min	Max	7	
tern tehr	Propagation Delay, E to Qn		27 24	ns	Figs. 3-1, 3-9
tPLH tPHL	Propagation Delay, D to Qn		30 20	ns	Figs. 3-1, 3-5
terн teнr	Propagation Delay, An to Qn		<u>30</u> 20	ns	Figs. 3-1, 3-20
tPHL .	Propagation Delay, CL to Qn		18	ns	Figs. 3-1, 3-16

### AC OPERATING REQUIREMENTS: $V_{CC} = +5.0 \text{ V}$ , $T_A = +25^{\circ} \text{ C}$

SYMBOL	PARAMETER	54/7	4LS	UNITS	CONDITIONS
		Min	Max	- OK.13	CONDITIONS
ts (H)	Setup Time HIGH, D to E	(20)		ns	
th (H)	Hold Time HIGH, D to Ê	0		ns	Fig. 3-13
t <sub>s</sub> (L)	Setup Time LOW, D to Ē	15		ns	
t <sub>h</sub> (L)	Hold Time LOW, D to E	0		ns	1
ts	Setup Time HIGH or LOW, An to E	0			
t <sub>w</sub> (L)	E Pulse Width LOW	17		ns	Fig. 3-21