

To all our customers

Regarding the change of names mentioned in the document, such as Hitachi Electric and Hitachi XX, to Renesas Technology Corp.

The semiconductor operations of Mitsubishi Electric and Hitachi were transferred to Renesas Technology Corporation on April 1st 2003. These operations include microcomputer, logic, analog and discrete devices, and memory chips other than DRAMs (flash memory, SRAMs etc.)

Accordingly, although Hitachi, Hitachi, Ltd., Hitachi Semiconductors, and other Hitachi brand names are mentioned in the document, these names have in fact all been changed to Renesas Technology Corp. Thank you for your understanding. Except for our corporate trademark, logo and corporate statement, no changes whatsoever have been made to the contents of the document, and these changes do not constitute any alteration to the contents of the document itself.

Renesas Technology Home Page: <http://www.renesas.com>

Renesas Technology Corp.
Customer Support Dept.
April 1, 2003

Cautions

Keep safety first in your circuit designs!

1. Renesas Technology Corporation puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage.
Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of nonflammable material or (iii) prevention against any malfunction or mishap.

Notes regarding these materials

1. These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corporation product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corporation or a third party.
2. Renesas Technology Corporation assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.
3. All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Renesas Technology Corporation without notice due to product improvements or other reasons. It is therefore recommended that customers contact Renesas Technology Corporation or an authorized Renesas Technology Corporation product distributor for the latest product information before purchasing a product listed herein.
The information described here may contain technical inaccuracies or typographical errors.
Renesas Technology Corporation assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors.
Please also pay attention to information published by Renesas Technology Corporation by various means, including the Renesas Technology Corporation Semiconductor home page (<http://www.renesas.com>).
4. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corporation assumes no responsibility for any damage, liability or other loss resulting from the information contained herein.
5. Renesas Technology Corporation semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Renesas Technology Corporation or an authorized Renesas Technology Corporation product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use.
6. The prior written approval of Renesas Technology Corporation is necessary to reprint or reproduce in whole or in part these materials.
7. If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination.
Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.
8. Please contact Renesas Technology Corporation for further details on these materials or the products contained therein.

Hitachi Single-Chip Microcomputer

H8S/2199 Series

H8S/2199

HD6432199

H8S/2198

HD6432198

H8S/2197

HD6432197

H8S/2196

HD6432196

H8S/2199F-ZTATTM

HD64F2199

Hardware Manual

RENESAS

ADE-602-191

Rev 1.0

2/15/00

Hitachi, Ltd.

Cautions

1. Hitachi neither warrants nor grants licenses of any rights of Hitachi's or any third party's patent, copyright, trademark, or other intellectual property rights for information contained in this document. Hitachi bears no responsibility for problems that may arise with third party's rights, including intellectual property rights, in connection with use of the information contained in this document.
2. Products and product specifications may be subject to change without notice. Confirm that you have received the latest product standards or specifications before final design, purchase or use.
3. Hitachi makes every attempt to ensure that its products are of high quality and reliability. However, contact Hitachi's sales office before using the product in an application that demands especially high quality and reliability or where its failure or malfunction may directly threaten human life or cause risk of bodily injury, such as aerospace, aeronautics, nuclear power, combustion control, transportation, traffic, safety equipment or medical equipment for life support.
4. Design your application so that the product is used within the ranges guaranteed by Hitachi particularly for maximum rating, operating supply voltage range, heat radiation characteristics, installation conditions and other characteristics. Hitachi bears no responsibility for failure or damage when used beyond the guaranteed ranges. Even within the guaranteed ranges, consider normally foreseeable failure rates or failure modes in semiconductor devices and employ systemic measures such as fail-safes, so that the equipment incorporating Hitachi product does not cause bodily injury, fire or other consequential damage due to operation of the Hitachi product.
5. This product is not designed to be radiation resistant.
6. No one is permitted to reproduce or duplicate, in any form, the whole or part of this document without written approval from Hitachi.
7. Contact Hitachi's sales office for any questions regarding this document or Hitachi semiconductor products.

Contents

Section 1	Overview	1
1.1	Overview	1
1.2	Internal Block Diagram	7
1.3	Pin Arrangement and Functions.....	8
1.3.1	Pin Arrangement.....	8
1.3.2	Pin Functions.....	9
Section 2	CPU.....	17
2.1	Overview	17
2.1.1	Features	17
2.1.2	Differences between H8S/2600 CPU and H8S/2000 CPU	18
2.1.3	Differences from H8/300 CPU	18
2.1.4	Differences from H8/300H CPU	19
2.2	CPU Operating Modes.....	20
2.3	Address Space.....	25
2.4	Register Configuration.....	26
2.4.1	Overview	26
2.4.2	General Registers.....	27
2.4.3	Control Registers.....	28
2.4.4	Initial Register Values	29
2.5	Data Formats.....	30
2.5.1	General Register Data Formats.....	30
2.5.2	Memory Data Formats.....	32
2.6	Instruction Set.....	33
2.6.1	Overview	33
2.6.2	Instructions and Addressing Modes.....	34
2.6.3	Table of Instructions Classified by Function.....	35
2.6.4	Basic Instruction Formats	45
2.6.5	Notes on Use of Bit-Manipulation Instructions	46
2.7	Addressing Modes and Effective Address Calculation.....	47
2.7.1	Addressing Mode	47
2.7.2	Effective Address Calculation	50
2.8	Processing States.....	54
2.8.1	Overview	54
2.8.2	Reset State	55
2.8.3	Exception-Handling State.....	56
2.8.4	Program Execution State	57
2.8.5	Power-Down State.....	58
2.9	Basic Timing.....	59

2.9.1	Overview	59
2.9.2	On-Chip Memory (ROM, RAM).....	59
2.9.3	On-Chip Supporting Module Access Timing	60
Section 3	MCU Operating Modes.....	61
3.1	Overview	61
3.1.1	Operating Mode Selection.....	61
3.1.2	Register Configuration	61
3.2	Register Descriptions.....	62
3.2.1	Mode Control Register (MDCR).....	62
3.2.2	System Control Register (SYSCR).....	62
3.3	Operating Mode (Mode 1)	63
3.4	Address Map in Each Operating Mode.....	64
Section 4	Power-Down State	67
4.1	Overview	67
4.1.1	Register Configuration	71
4.2	Register Descriptions.....	72
4.2.1	Standby Control Register (SBYCR).....	72
4.2.2	Low-Power Control Register (LPWRCR).....	74
4.2.3	Timer Register A (TMA).....	76
4.2.4	Module Stop Control Register (MSTPCR).....	77
4.3	Medium-Speed Mode	78
4.4	Sleep Mode	79
4.4.1	Sleep Mode.....	79
4.4.2	Clearing Sleep Mode	79
4.5	Module Stop Mode	80
4.5.1	Module Stop Mode	80
4.6	Standby Mode.....	81
4.6.1	Standby Mode.....	81
4.6.2	Clearing Standby Mode.....	81
4.6.3	Setting Oscillation Settling Time after Clearing Standby Mode	81
4.7	Watch Mode.....	83
4.7.1	Watch Mode	83
4.7.2	Clearing Watch Mode.....	83
4.8	Subsleep Mode.....	84
4.8.1	Subsleep Mode	84
4.8.2	Clearing Subsleep Mode.....	84
4.9	Subactive Mode	85
4.9.1	Subactive Mode	85
4.9.2	Clearing Subactive Mode	85
4.10	Direct Transition.....	86
4.10.1	Overview of Direct Transition.....	86

Section 5	Exception Handling.....	87
5.1	Overview	87
5.1.1	Exception Handling Types and Priority	87
5.1.2	Exception Handling Operation	88
5.1.3	Exception Sources and Vector Table.....	88
5.2	Reset	90
5.2.1	Overview	90
5.2.2	Reset Sequence.....	90
5.2.3	Interrupts after Reset	91
5.3	Interrupts.....	92
5.4	Trap Instruction	93
5.5	Stack Status after Exception Handling	94
5.6	Notes on Use of the Stack.....	95
Section 6	Interrupt Controller	97
6.1	Overview	97
6.1.1	Features	97
6.1.2	Block Diagram	98
6.1.3	Pin Configuration	99
6.1.4	Register Configuration	99
6.2	Register Descriptions.....	100
6.2.1	System Control Register (SYSCR).....	100
6.2.2	Interrupt Control Registers A to D (ICRA to ICRD).....	101
6.2.3	IRQ Enable Register (IENR)	102
6.2.4	IRQ Edge Select Registers (IEGR).....	103
6.2.5	IRQ Status Register (IRQR)	104
6.2.6	Port Mode Register (PMR1).....	105
6.3	Interrupt Sources.....	106
6.3.1	External Interrupts.....	106
6.3.2	Internal Interrupts	107
6.3.3	Interrupt Exception Vector Table	108
6.4	Interrupt Operation	111
6.4.1	Interrupt Control Modes and Interrupt Operation.....	111
6.4.2	Interrupt Control Mode 0.....	113
6.4.3	Interrupt Control Mode 1.....	115
6.4.4	Interrupt Exception Handling Sequence.....	118
6.4.5	Interrupt Response Times	119
6.5	Usage Notes	120
6.5.1	Contention between Interrupt Generation and Disabling	120
6.5.2	Instructions that Disable Interrupts.....	121
6.5.3	Interrupts during Execution of EEPMOV Instruction	121

Section 7	ROM	123
7.1	Overview	123
7.1.1	Block Diagram	123
7.2	Overview of Flash Memory	124
7.2.1	Features	124
7.2.2	Block Diagram	125
7.2.3	Flash Memory Operating Modes	126
7.2.4	Pin Configuration	130
7.2.5	Register Configuration	130
7.3	Flash Memory Register Descriptions.....	131
7.3.1	Flash Memory Control Register 1 (FLMCR1)	131
7.3.2	Flash Memory Control Register 2 (FLMCR2)	134
7.3.3	Erase Block Register 1 (EBR1)	137
7.3.4	Erase Block Register 2 (EBR2)	137
7.3.5	Serial/Timer Control Register (STCR).....	138
7.4	On-Board Programming Modes.....	140
7.4.1	Boot Mode.....	141
7.4.2	User Program Mode	146
7.5	Programming/Erasing Flash Memory	147
7.5.1	Program Mode (n=1 when the target address range is H'00000 to H'3FFFF and n=2 when the target address range is H'40000 to H'47FFF)	147
7.5.2	Program-Verify Mode	148
7.5.3	Erase Mode (n = 1 when the target address range is H'00000 to H'3FFFF and n = 2 when the target address range is H'40000 to H'47FFF)	150
7.5.4	Erase-Verify Mode (n = 1 when the target address range is H'00000 to H'3FFFF and n = 2 when the target address range is H'40000 to H'47FFF)	152
7.6	Flash Memory Protection.....	153
7.6.1	Hardware Protection	153
7.6.2	Software Protection	154
7.6.3	Error Protection	155
7.7	Interrupt Handling when Programming/Erasing Flash Memory.....	156
7.8	Flash Memory Writer Mode	157
7.8.1	Writer Mode Setting	157
7.8.2	Socket Adapters and Memory Map	157
7.8.3	Writer Mode Operation	158
7.8.4	Memory Read Mode.....	159
7.8.5	Auto-Program Mode.....	162
7.8.6	Auto-Erase Mode	164
7.8.7	Status Read Mode.....	165
7.8.8	Status Polling.....	167
7.8.9	Writer Mode Transition Time.....	168
7.8.10	Notes on Memory Programming	168

7.9	Notes when Converting the F-ZTAT Application Software to the Mask-ROM Versions	169
Section 8	RAM	171
8.1	Overview	171
8.1.1	Block Diagram	171
Section 9	Clock Pulse Generator	173
9.1	Overview	173
9.1.1	Block Diagram	173
9.1.2	Register Configuration	173
9.2	Register Descriptions	174
9.2.1	Standby Control Register (SBYCR)	174
9.2.2	Low-Power Control Register (LPWRCR)	175
9.3	Oscillator	176
9.3.1	Connecting a Crystal Resonator	176
9.3.2	External Clock Input	178
9.4	Duty Adjustment Circuit	181
9.5	Medium-Speed Clock Divider	181
9.6	Bus Master Clock Selection Circuit	181
9.7	Subclock Oscillator Circuit	182
9.7.1	Connecting 32.768 kHz Crystal Resonator	182
9.7.2	When Subclock is not Needed	183
9.8	Subclock Waveform Shaping Circuit	183
9.9	Notes on the Resonator	183
Section 10	I/O Port	185
10.1	Overview	185
10.1.1	Port Functions	185
10.1.2	Port Input	185
10.1.3	MOS Pull-Up Transistors	188
10.2	Port 0	189
10.2.1	Overview	189
10.2.2	Register Configuration	190
10.2.3	Pin Functions	191
10.2.4	Pin States	191
10.3	Port 1	192
10.3.1	Overview	192
10.3.2	Register Configuration	192
10.3.3	Pin Functions	196
10.3.4	Pin States	197
10.4	Port 2	198
10.4.1	Overview	198

10.4.2	Register Configuration	198
10.4.3	Pin Functions	201
10.4.4	Pin States	203
10.5	Port 3	204
10.5.1	Overview	204
10.5.2	Register Configuration	204
10.5.3	Pin Functions	208
10.5.4	Pin States	211
10.6	Port 4	212
10.6.1	Overview	212
10.6.2	Register Configuration	212
10.6.3	Pin Functions	215
10.6.4	Pin States	217
10.7	Port 6	218
10.7.1	Overview	218
10.7.2	Register Configuration	219
10.7.3	Pin Functions	224
10.7.4	Operation	226
10.7.5	Pin States	227
10.8	Port 7	228
10.8.1	Overview	228
10.8.2	Register Configuration	229
10.8.3	Pin Functions	234
10.8.4	Operation	235
10.8.5	Pin States	236
10.9	Port 8	237
10.9.1	Overview	237
10.9.2	Register Configuration	238
10.9.3	Pin Functions	244
10.9.4	Pin States	246
Section 11 Timer A		247
11.1	Overview	247
11.1.1	Features	247
11.1.2	Block Diagram	248
11.1.3	Register Configuration	248
11.2	Register Descriptions	249
11.2.1	Timer Mode Register A (TMA)	249
11.2.2	Timer Counter A (TCA)	251
11.2.3	Module Stop Control Register (MSTPCR)	251
11.3	Operation	252
11.3.1	Operation as the Interval Timer	252
11.3.2	Operation as Clock Timer	252

11.3.3	Initializing the Counts	252
Section 12	Timer B	253
12.1	Overview	253
12.1.1	Features	253
12.1.2	Block Diagram	253
12.1.3	Pin Configuration	254
12.1.4	Register Configuration	254
12.2	Register Descriptions	255
12.2.1	Timer Mode Register B (TMB)	255
12.2.2	Timer Counter B (TCB)	257
12.2.3	Timer Load Register B (TLB)	257
12.2.4	Port Mode Register A (PMRA)	258
12.2.5	Module Stop Control Register (MSTPCR)	259
12.3	Operation	260
12.3.1	Operation as the Interval Timer	260
12.3.2	Operation as the Auto Reload Timer	260
12.3.3	Event Counter	260
Section 13	Timer J	261
13.1	Overview	261
13.1.1	Features	261
13.1.2	Block Diagram	261
13.1.3	Pin Configuration	263
13.1.4	Register Configuration	263
13.2	Register Descriptions	264
13.2.1	Timer Mode Register J (TMJ)	264
13.2.2	Timer J Control Register (TMJC)	267
13.2.3	Timer J Status Register (TMJS)	270
13.2.4	Timer Counter J (TCJ)	271
13.2.5	Timer Counter K (TCK)	271
13.2.6	Timer Load Register J (TLJ)	272
13.2.7	Timer Load Register K (TLK)	272
13.2.8	Module Stop Control Register (MSTPCR)	273
13.3	Operation	274
13.3.1	8-bit Reload Timer (TMJ-1)	274
13.3.2	8-bit Reload Timer (TMJ-2)	274
13.3.3	Remote Controlled Data Transmission	275
13.3.4	TMJ-2 Expansion Function	278
Section 14	Timer L	279
14.1	Overview	279
14.1.1	Features	279

14.1.2	Block Diagram	280
14.1.3	Register Configuration	281
14.2	Register Descriptions.....	282
14.2.1	Timer L Mode Register (LMR).....	282
14.2.2	Linear Time Counter (LTC)	284
14.2.3	Reload/Compare Match Register (RCR)	284
14.2.4	Module Stop Control Register (MSTPCR).....	285
14.3	Operation	286
14.3.1	Compare Match Clear Operation.....	286
Section 15 Timer R.....		289
15.1	Overview	289
15.1.1	Features	289
15.1.2	Block Diagram	289
15.1.3	Pin Configuration	291
15.1.4	Register Configuration	291
15.2	Register Descriptions.....	292
15.2.1	Timer R Mode Register 1 (TMRM1)	292
15.2.2	Timer R Mode Register 2 (TMRM2)	294
15.2.3	Timer R Control/Status Register (TMRCS)	297
15.2.4	Timer R Capture Register 1 (TMRC1).....	299
15.2.5	Timer R Capture Register 2 (TMRC2).....	300
15.2.6	Timer R Load Register 1 (TMRL1)	300
15.2.7	Timer R Load Register 2 (TMRL2)	301
15.2.8	Timer R Load Register 3 (TMRL3)	301
15.2.9	Module Stop Control Register (MSTPCR).....	302
15.3	Operation	303
15.3.1	Reload Timer Counter Equipped with Capturing Function TMRU-1	303
15.3.2	Reload Timer Counter Equipped with Capturing Function TMRU-2	304
15.3.3	Reload Counter Timer TMRU-3	304
15.3.4	Mode Identification	305
15.3.5	Reeling Controls.....	305
15.3.6	Acceleration and Braking Processes of the Capstan Motor.....	305
15.3.7	Slow Tracking Mono-Multi Function.....	306
15.4	Interrupt Cause.....	308
15.5	Settings for Respective Functions.....	309
15.5.1	Mode Identification	309
15.5.2	Reeling Controls.....	310
15.5.3	Slow Tracking Mono-Multi Function.....	310
15.5.4	Acceleration and Braking Processes of the Capstan Motor.....	311
Section 16 Timer X1		313
16.1	Overview	313

16.1.1	Features	313
16.1.2	Block Diagram	314
16.1.3	Pin Configuration	315
16.1.4	Register Configuration	316
16.2	Register Descriptions	317
16.2.1	Free Running Counter (FRC)	317
16.2.2	Output Comparing Registers A and B (OCRA and OCRB).....	318
16.2.3	Input Capture Registers A Through D (ICRA Through ICRD).....	319
16.2.4	Timer Interrupt Enabling Register (TIER)	321
16.2.5	Timer Control/Status Register X (TCSRX).....	324
16.2.6	Timer Control Register X (TCRX).....	328
16.2.7	Timer Output Comparing Control Register (TOCR).....	330
16.2.8	Module Stop Control Register (MSTPCR).....	332
16.3	Operation	333
16.3.1	Operation of Timer X1	333
16.3.2	Counting Timing of the FRC.....	334
16.3.3	Output Comparing Signal Outputting Timing.....	335
16.3.4	FRC Clearing Timing.....	335
16.3.5	Input Capture Signal Inputting Timing.....	336
16.3.6	Input Capture Flag (ICFA through ICFD) Setting Up Timing.....	337
16.3.7	Output Comparing Flag (OCFA and OCFB) Setting Up Timing.....	338
16.3.8	Overflow Flag (CVF) Setting Up Timing	338
16.4	Operation Mode of Timer X1	339
16.5	Interrupt Causes	340
16.6	Exemplary Uses of Timer X1	341
16.7	Precautions when Using Timer X1	342
16.7.1	Competition between Writing and Clearing with the FRC.....	342
16.7.2	Competition between Writing and Counting Up with the FRC.....	343
16.7.3	Competition between Writing and Comparing Match with the OCR.....	344
16.7.4	Changing Over the Internal Clocks and Counter Operations	345
Section 17 Watchdog Timer (WDT)		347
17.1	Overview	347
17.1.1	Features	347
17.1.2	Block Diagram	348
17.1.3	Register Configuration	349
17.2	Register Descriptions	350
17.2.1	Watchdog Timer Counter (WTCNT)	350
17.2.2	Watchdog Timer Control/Status Register (WTCSR)	350
17.2.3	System Control Register (SYSCR).....	353
17.2.4	Notes on Register Access	354
17.3	Operation	355
17.3.1	Watchdog Timer Operation	355

17.3.2	Interval Timer Operation.....	356
17.3.3	Timing of Setting of Overflow Flag (OVF)	357
17.4	Interrupts.....	358
17.5	Usage Notes.....	358
17.5.1	Contention between Watchdog Timer Counter (WTCNT) Write and Increment.....	358
17.5.2	Changing Value of CKS2 to CKS0	359
17.5.3	Switching between Watchdog Timer Mode and Interval Timer Mode	359
Section 18 8-Bit PWM.....		361
18.1	Overview	361
18.1.1	Features	361
18.1.2	Block Diagram	361
18.1.3	Pin Configuration	362
18.1.4	Register Configuration	362
18.2	Register Descriptions.....	363
18.2.1	8-bit PWM Data Registers 0, 1, 2 and 3 (PWR0, PWR1, PWR2, PWR3)	363
18.2.2	8-bit PWM Control Register (PW8CR).....	364
18.2.3	Port Mode Register 3 (PMR3).....	365
18.2.4	Module Stop Control Register (MSTPCR).....	366
18.3	8-Bit PWM Operation.....	367
Section 19 12-Bit PWM		369
19.1	Overview	369
19.1.1	Features	369
19.1.2	Block Diagram	370
19.1.3	Pin Configuration	371
19.1.4	Register Configuration	371
19.2	Register Descriptions.....	372
19.2.1	12-Bit PWM Control Registers (CPWCR, DPWCR).....	372
19.2.2	12-Bit PWM Data Registers (DPWDR, CPWDR)	375
19.3	Operation	376
19.3.1	Output Waveform.....	376
Section 20 14-Bit PWM		379
20.1	Overview	379
20.1.1	Features	379
20.1.2	Block Diagram	380
20.1.3	Pin Configuration	380
20.1.4	Register Configuration	381
20.2	Register Descriptions.....	382
20.2.1	PWM Control Register (PWCR)	382
20.2.2	PWM Data Registers U and L (PWDRU, PWDRL)	383

20.2.3	Module Stop Control Register (MSTPCR).....	384
20.3	14-Bit PWM Operation.....	385
Section 21 Prescaler Unit.....		387
21.1	Overview	387
21.1.1	Features	387
21.1.2	Block Diagram	388
21.1.3	Pin Configuration	389
21.1.4	Register Configuration	389
21.2	Registers	390
21.2.1	Input Capture Register 1 (ICR1)	390
21.2.2	Prescaler Unit Control/Status Register (PCSR).....	390
21.2.3	Port Mode Register 1 (PMR1).....	393
21.3	Noise Cancel Circuit.....	394
21.4	Operation	394
21.4.1	Prescaler S (PSS).....	394
21.4.2	Prescaler W (PSW).....	395
21.4.3	Stable Oscillation Wait Time Count.....	395
21.4.4	8-bit PWM.....	396
21.4.5	8-bit Input Capture Using $\overline{IC}$ Pin.....	396
21.4.6	Frequency Division Clock Output.....	396
Section 22 Serial Communication Interface 1 (SCI1).....		397
22.1	Overview	397
22.1.1	Features	397
22.1.2	Block Diagram	399
22.1.3	Pin Configuration	400
22.1.4	Register Configuration	400
22.2	Register Descriptions.....	401
22.2.1	Receive Shift Register 1 (RSR1).....	401
22.2.2	Receive Data Register 1 (RDR1).....	401
22.2.3	Transmit Shift Register 1 (TSR1).....	402
22.2.4	Transmit Data Register 1 (TDR1)	402
22.2.5	Serial Mode Register 1 (SMR1)	403
22.2.6	Serial Control Register 1 (SCR1)	406
22.2.7	Serial Status Register 1 (SSR1)	410
22.2.8	Bit Rate Register 1 (BRR1)	413
22.2.9	Serial Interface Mode Register 1 (SCMR1)	420
22.2.10	Module Stop Control Register (MSTPCR).....	421
22.3	Operation	422
22.3.1	Overview	422
22.3.2	Operation in Asynchronous Mode.....	424
22.3.3	Multiprocessor Communication Function	434

22.3.4	Operation in Synchronous Mode.....	442
22.4	SCI Interrupts.....	450
22.5	Usage Notes.....	451
Section 23 I ² C Bus Interface (IIC).....		459
23.1	Overview	459
23.1.1	Features	459
23.1.2	Block Diagram	460
23.1.3	Pin Configuration	461
23.1.4	Register Configuration	462
23.2	Register Descriptions.....	463
23.2.1	I ² C Bus Data Register (ICDR).....	463
23.2.2	Slave Address Register (SAR).....	466
23.2.3	Second Slave Address Register (SARX).....	468
23.2.4	I ² C Bus Mode Register (ICMR).....	469
23.2.5	I ² C Bus Control Register (ICCR).....	473
23.2.6	I ² C Bus Status Register (ICSR)	480
23.2.7	Serial/Timer Control Register (STCR).....	484
23.2.8	DDC Switch Register (DDCSWR).....	485
23.2.9	Module Stop Control Register (MSTPCR).....	488
23.3	Operation	489
23.3.1	I ² C Bus Data Format.....	489
23.3.2	Master Transmit Operation.....	490
23.3.3	Master Receive Operation	494
23.3.4	Slave Receive Operation	496
23.3.5	Slave Transmit Operation.....	499
23.3.6	IRIC Setting Timing and SCL Control.....	500
23.3.7	Automatic Switching from Formatless Transfer to I ² C Bus Format Transfer	502
23.3.8	Noise Canceler.....	503
23.3.9	Sample Flowcharts	503
23.3.10	Initializing Internal Status	507
23.4	Usage Notes.....	509
Section 24 A/D Converter.....		513
24.1	Overview	513
24.1.1	Features	513
24.1.2	Block Diagram	514
24.1.3	Pin Configuration	515
24.1.4	Register Configuration	516
24.2	Register Descriptions.....	517
24.2.1	Software-Triggered A/D Result Register (ADR)	517
24.2.2	Hardware-Triggered A/D Result Register (AHR).....	517

24.2.3	A/D Control Register (ADCR)	518
24.2.4	A/D Control/Status Register (ADCSR)	521
24.2.5	Trigger Select Register (ADTSR)	524
24.2.6	Port Mode Register 0 (PMR0).....	524
24.2.7	Module Stop Control Register (MSTPCR).....	525
24.3	Interface to Bus Master.....	526
24.4	Operation	527
24.4.1	Software-Triggered A/D Conversion	527
24.4.2	Hardware- or External-Triggered A/D Conversion	528
24.5	Interrupt Sources.....	529
Section 25 Address Trap Controller (ATC).....		531
25.1	Overview	531
25.1.1	Features	531
25.1.2	Block Diagram	531
25.1.3	Register Configuration	532
25.2	Register Descriptions.....	532
25.2.1	Address Trap Control Register (ATCR).....	532
25.2.2	Trap Address Register 2 to 0 (TAR2 to TAR0).....	534
25.3	Precautions in Usage.....	535
25.3.1	Basic Operations.....	535
25.3.2	Enabling	537
25.3.3	Bcc Instruction	537
25.3.4	BSR Instruction	541
25.3.5	JSR Instruction	542
25.3.6	JMP Instruction	544
25.3.7	RTS Instruction	545
25.3.8	SLEEP Instruction	546
25.3.9	Competing Interrupt	550
Section 26 Servo Circuits.....		555
26.1	Overview	555
26.1.1	Functions	555
26.1.2	Block Diagram	556
26.2	Servo Port	557
26.2.1	Overview	557
26.2.2	Block Diagram	557
26.2.3	Pin Configuration	560
26.2.4	Register Configuration	561
26.2.5	Register Description	561
26.2.6	DFG/DPG Input Signals.....	565
26.3	Reference Signal Generators	566
26.3.1	Overview	566

26.3.2	Block Diagram	566
26.3.3	Register Configuration	568
26.3.4	Register Description	569
26.3.5	Operation	574
26.4	HSW (Head-switch) Timing Generator	589
26.4.1	Overview	589
26.4.2	Block Diagram	589
26.4.3	HSW Timing Generator Configuration	591
26.4.4	Register Configuration	592
26.4.5	Register Description	592
26.4.6	Operation	606
26.4.7	Interrupts	612
26.4.8	Cautions	613
26.5	High-Speed Switching Circuit for Four-Head Special Playback	614
26.5.1	Overview	614
26.5.2	Block Diagram	614
26.5.3	Pin Configuration	615
26.5.4	Register Description	615
26.6	Drum Speed Error Detector	618
26.6.1	Overview	618
26.6.2	Block Diagram	618
26.6.3	Register Configuration	620
26.6.4	Register Description	621
26.6.5	Operation	626
26.6.6	f_H Correction in Trick Play Mode	628
26.7	Drum Phase Error Detector	629
26.7.1	Overview	629
26.7.2	Block Diagram	630
26.7.3	Register Configuration	631
26.7.4	Register Description	632
26.7.5	Operation	635
26.7.6	Phase Comparison	637
26.8	Capstan Speed Error Detector	638
26.8.1	Overview	638
26.8.2	Block Diagram	639
26.8.3	Register Configuration	640
26.8.4	Register Description	641
26.8.5	Operation	646
26.9	Capstan Phase Error Detector	648
26.9.1	Overview	648
26.9.2	Block Diagram	648
26.9.3	Register Configuration	650
26.9.4	Register Description	651

26.9.5	Operation	654
26.10	X-Value and Tracking Adjustment Circuit	656
26.10.1	Overview	656
26.10.2	Block Diagram	656
26.10.3	Register Description	658
26.11	Digital Filters	661
26.11.1	Overview	661
26.11.2	Block Diagram	662
26.11.3	Arithmetic Buffer	664
26.11.4	Register Configuration	665
26.11.5	Register Description	666
26.11.6	Filter Characteristics	674
26.11.7	Operations in Case of Transient Response	676
26.11.8	Initialization of Z^{-1}	676
26.12	Additional V Signal Generator	678
26.12.1	Overview	678
26.12.2	Pin Configuration	679
26.12.3	Register Configuration	679
26.12.4	Register Description	679
26.12.5	Additional V Pulse Signal	681
26.13	CTL Circuit	684
26.13.1	Overview	684
26.13.2	Block Diagram	685
26.13.3	Pin Configuration	686
26.13.4	Register Configuration	686
26.13.5	Register Description	687
26.13.6	Operation	701
26.13.7	CTL Input Section	704
26.13.8	Duty Discriminator	707
26.13.9	CTL Output Section	713
26.13.10	Trapezoid Waveform Circuit	716
26.13.11	Note on CTL Interrupt	717
26.14	Frequency Dividers	718
26.14.1	Overview	718
26.14.2	CTL Frequency Divider	718
26.14.3	CFG Frequency Divider	722
26.14.4	DFG Noise Removal Circuit	731
26.15	Sync Signal Detector	733
26.15.1	Overview	733
26.15.2	Block Diagram	734
26.15.3	Pin Configuration	735
26.15.4	Register Configuration	735
26.15.5	Register Description	736

26.15.6	Noise Detection	744
26.15.7	Activation of the Sync Signal Detector	747
26.16	Servo Interrupt	748
26.16.1	Overview	748
26.16.2	Register Configuration	748
26.16.3	Register Description	748
Section 27 Sync Separator for OSD and Data Slicer		757
27.1	Overview	757
27.1.1	Features	758
27.1.2	Block Diagram	758
27.1.3	Pin Configuration	760
27.1.4	Register Configuration	760
27.2	Register Description	761
27.2.1	Sync Separation Input Mode Register (SEPIMR)	761
27.2.2	Sync Separation Control Register (SEPCR)	765
27.2.3	Sync Separation AFC Control Register (SEPACR)	768
27.2.4	Horizontal Sync Signal Threshold Register (HVTHR)	770
27.2.5	Vertical Sync Signal Threshold Register (VVTHR)	773
27.2.6	Field Detection Window Register (FWIDR)	775
27.2.7	H Complement and Mask Timing Register (HCMMR)	777
27.2.8	Noise Detection Counter (NDETC)	779
27.2.9	Noise Detection Level Register (NDETR)	780
27.2.10	Data Slicer Detection Window Register (DDETR)	781
27.2.11	Internal Sync Frequency Register (INFRQR)	783
27.3	Operation	784
27.3.1	Selecting Source Signals for Sync Separation	784
27.3.2	Vsync Separation	790
27.3.3	Hsync Separation	791
27.3.4	Field Detection	792
27.3.5	Noise Detection	792
27.3.6	Automatic Frequency Controller (AFC)	793
27.3.7	Module Stop Control Register (MSTPCR)	797
Section 28 Data Slicer		799
28.1	Overview	799
28.1.1	Features	799
28.1.2	Block Diagram	800
28.1.3	Pin Configuration	801
28.1.4	Register Configuration	802
28.1.5	Data Slicer Use Conditions	802
28.2	Register Description	803
28.2.1	Slice Even- (Odd-) Field Mode Register (SEVFD, SODFD)	803

28.2.2	Slice Line Setting Registers 1 to 4 (SLINE1 to SLINE4)	807
28.2.3	Slice Detection Registers 1 to 4 (SDTCT1 to SDTCT4).....	808
28.2.4	Slice Data Registers 1 to 4 (SDATA1 to SDATA4)	811
28.2.5	Module Stop Control Register (MSTPCR).....	812
28.2.6	Monitor Output Setting Register (DOUT).....	813
28.3	Operation	814
28.3.1	Slice Line Specification.....	814
28.3.2	Slice Sequence.....	817
Section 29 On-Screen Display (OSD).....		819
29.1	Overview	819
29.1.1	Features	819
29.1.2	Block Diagram	821
29.1.3	Pin Configuration	822
29.1.4	Register Configuration	823
29.1.5	TV Formats and Display Modes.....	824
29.2	Description of Display Functions	824
29.2.1	Superimposed Mode and Text Display Mode	824
29.2.2	Character Configuration	825
29.2.3	On-Screen Display Configuration	826
29.3	Settings in Character Units	827
29.3.1	Character Configuration	827
29.3.2	Character Colors.....	827
29.3.3	Halftones/Cursors	828
29.3.4	Blinking.....	829
29.3.5	Button Display.....	830
29.3.6	Character Data ROM (OSDROM)	831
29.3.7	Display Data RAM (OSDRAM)	833
29.4	Settings in Row Units	838
29.4.1	Button Patterns	838
29.4.2	Display Enlargement	838
29.4.3	Character Brightness	838
29.4.4	Cursor Color, Brightness, Halftone Levels.....	838
29.4.5	Row Registers (CLINEn, n = rows 1 to 12)	840
29.5	Settings in Screen Units.....	845
29.5.1	Display Positions.....	845
29.5.2	Turning the OSD Display On and Off.....	846
29.5.3	Display Method	846
29.5.4	Blinking Period.....	846
29.5.5	Borders	847
29.5.6	Background Color and Brightness.....	847
29.5.7	Character, Cursor, and Background Chroma Saturation	847
29.5.8	Display Position Registers (HPOS and VPOS)	848

29.5.9	Screen Control Register (DCNTL).....	850
29.6	Other Settings	855
29.6.1	TV Format	855
29.6.2	Display Data RAM Control.....	855
29.6.3	Timing of OSD Display Updates Using Register Rewriting.....	855
29.6.4	4fsc/2fsc.....	855
29.6.5	OSDV Interrupts.....	855
29.6.6	OSD Format Register (DFORM).....	856
29.7	Digital Output	860
29.7.1	R, G, and B Outputs	860
29.7.2	YCO and YBO Outputs	863
29.7.3	Digital Output Specification Register (DOUT)	864
29.7.4	Module Stop Control Register (MTSTPCR)	866
29.8	Notes on OSD Font Creation	868
29.8.1	Note 1 on Font Creation (Font Width)	868
29.8.2	Note 2 on Font Creation (Borders)	868
29.8.3	Note 3 on Font Creation (Blinking).....	870
29.8.4	Note 4 on Font Creation (Buttons)	871
29.9	OSD Oscillator, AFC, and Dot Clock.....	872
29.9.1	Sync Signals	872
29.9.2	AFC Circuit	872
29.9.3	Dot Clock	872
29.9.4	4/2fsc	873
29.10	OSD Operation in CPU Operation Modes.....	875
29.11	Character Data ROM (OSDROM) Access by CPU.....	876
29.11.1	Serial Timer Control Register (STCR).....	876
Section 30	Electrical Characteristics	877
30.1	Absolute Maximum Ratings	877
30.2	Electrical Characteristics of HD6432199, HD6432198, HD6432197, and HD6432196	878
30.2.1	DC Characteristics of HD6432199, HD6432198, HD6432197, and HD6432196	878
30.2.2	Allowable Output Currents of HD6432199, HD6432198, HD6432197, and HD6432196	885
30.2.3	AC Characteristics of HD6432199, HD6432198, HD6432197, and HD6432196	886
30.2.4	Serial Interface Timing of HD6432199, HD6432198, HD6432197, and HD6432196	889
30.2.5	A/D Converter Characteristics of HD6432199, HD6432198, HD6432197, and HD6432196	893
30.2.6	Servo Section Electrical Characteristics of HD6432199, HD6432198, HD6432197, and HD6432196.....	894

30.2.7	OSD Electrical Characteristics of HD6432199, HD6432198, HD6432197, and HD6432196	896
30.3	Electrical Characteristics of HD64F2199	900
30.3.1	DC Characteristics of HD64F2199.....	900
30.3.2	Allowable Output Currents of HD64F2199	907
30.3.3	AC Characteristics of HD64F2199.....	908
30.3.4	Serial Interface Timing of HD64F2199.....	911
30.3.5	A/D Converter Characteristics of HD64F2199	915
30.3.6	Servo Section Electrical Characteristics of HD64F2199.....	916
30.3.7	OSD Electrical Characteristics of HD64F2199	918
Appendix A Instruction Set.....		923
A.1	Instructions	923
A.2	Instruction Codes	934
A.3	Operation Code Map.....	944
A.4	Number of Execution States	948
A.5	Bus Status during Instruction Execution.....	958
A.6	Change of Condition Codes.....	972
Appendix B Internal I/O Registers.....		977
B.1	Addresses.....	977
B.2	Function List.....	986
Appendix C Pin Circuit Diagrams.....		1116
C.1	Pin Circuit Diagrams	1116
Appendix D Port States in Each Processing State		1130
D.1	Pin Circuit Diagrams	1130
Appendix E Usage Notes		1131
E.1	Power Supply Rise and Fall Order.....	1131
E.2	Sample External Circuits	1133
E.3	Handling of Pins When OSD Is Not Used.....	1138
Appendix F Product Lineup		1140
Appendix G Package Dimensions		1141

Section 1 Overview

1.1 Overview

The H8S/2199 Series comprise microcomputers (MCUs) built around the H8S/2000 CPU, employing Hitachi's proprietary architecture, and equipped with supporting modules on-chip. The H8S/2000 has an internal 32-bit architecture, is provided with sixteen 16-bit general registers and a concise, optimized instruction set designed for high-speed operation, and can address a 16-Mbyte linear address space. The instruction set is upward-compatible with H8/300 and H8/300H CPU instructions at the object-code level, facilitating migration from the H8/300, H8/300L, or H8/300H Series.

The H8S/2199 Series is equipped with a digital servo circuit, sync separator, OSD, data slicer, ROM, RAM, seven types of timers, three types of PWM, two types of serial communication interface, an I²C bus interface, A/D converter, and I/O port as on-chip supporting modules. The on-chip ROM is either flash memory (F-ZTAT™*) or mask ROM, with a capacity of 128, 112, 96, or 80 kbytes. ROM is connected to the CPU via a 16-bit data bus, enabling both byte and word data to be accessed in one state. Instruction fetching has been speeded up, and processing speed increased.

The features of the H8S/2199 Series are shown in table 1.1.

Note: * F-ZTAT™ is a trademark of Hitachi, Ltd.

Table 1.1 Features of the H8S/2199 Series

Item	Specifications
CPU	• General-register architecture — Sixteen 16-bit general registers (also usable as sixteen 8-bit registers or eight 32-bit registers) • High-speed operation suitable for real-time control — Maximum operating frequency: 10 MHz/4 to 5.5 V — High-speed arithmetic operations 8/16/32-bit register-register add/subtract: 100 ns (10-MHz operation) 16 × 16-bit register-register multiply: 2000 ns (10-MHz operation) 32 ÷ 16-bit register-register divide: 2000 ns (10-MHz operation) • Instruction set suitable for high-speed operation — Sixty-five basic instructions — 8/16/32-bit transfer/arithmetic and logic instructions — Unsigned/signed multiply and divide instructions — Powerful bit-manipulation instructions • CPU operating modes — Advanced mode: 16-Mbyte address space
Timer	• Seven types of timer are incorporated — Timer A • 8-bit interval timer • Clock source can be selected among 8 types of internal clock of which frequencies are divided from the system clock (ϕ) and subclock (ϕSUB) • Functions as clock time base by subclock input — Timer B • Functions as 8-bit interval timer or reload timer • Clock source can be selected among 7 types of internal clock or external event input — Timer J • Functions as two 8-bit down counters or one 16-bit down counter (reload timer/event counter timer/timer output, etc., 5 types of operation modes) • Remote controlled transmit function • Take up/Supply Reel Pulse Frequency division

Item	Specifications
Timer	— Timer L • 8-bit up/down counter • Clock source can be selected among 2 types of internal clock, CFG frequency division signal, and PB and REC-CTL (control pulse) • Compare-match clearing function/auto reload function — Timer R • Three reload timers • Mode discrimination • Reel control • Capstan motor acceleration/deceleration detection function • Slow tracking mono-multi — Timer X1 • 16-bit free-running counter • Clock source can be selected among 3 types of internal clock and DVCFG • Two output compare outputs • Four input capture inputs — Watchdog timer • Functions as watchdog timer or 8-bit interval timer • Generates reset signal or NMI at overflow
Prescaler unit	— Divides system clock frequency and generates frequency division clock for supporting module functions — Divides subclock frequency and generates input clock for Timer A (clock time base) — Generates 8-bit PWM frequency and duty period — 8-bit input capture at external signal edge — Frequency division clock output enabled
PWM	• Three types of PWM are incorporated — 14-bit PWM: Pulse resolution type x 1 channel — 8-bit PWM: Duty control type x 4 channels — 12-bit PWM: Pulse pitch control type x 2 channels

Item	Specifications
Serial communication interface (SCI)	— Asynchronous mode or synchronous mode selectable — Desired bit rate selectable with built-in baud rate generator — Multiprocessor communication function
I ² C bus interface (2 channels)	— Conforms to Phillips I²C bus interface standard — Start and stop conditions generated automatically — Selection of acknowledge output levels when receiving, and automatic loading of acknowledge bit when transmitting — Selection of acknowledgement mode or serial mode (without acknowledge bit)
A/D converter	— Resolution: 10 bits — Input: 12 channels — High-speed conversion: 13.4 μs minimum conversion time (10 MHz operation) — Sample-and-hold function — A/D conversion can be activated by software or external trigger
Address trap controller	— Interrupt occurs when the preset address is found during bus cycle — To-be-trapped addresses can be individually set at three different locations
I/O port	— 56 input/output pins — 8 input-only pins — Can be switched for each supporting module
Servo circuit	• Digital servo circuits on-chip — Input and output circuits — Error detection circuit — Phase and gain compensation
Sync signal (servo)	• On-chip sync signal detection circuit — Can separately detect horizontal and vertical sync signals — Noise detection function
Sync separator for OSD and data slicer	• Sync separator including AFC — Horizontal and vertical sync signals separated from the composite video signal — Noise detection — Selection of sync separation methods

Item	Specifications															
OSD (On Screen Display)	— Screen of 32 characters × 12 lines — 384 types of characters — Character configuration: 12 dots × 18 lines — Character colors: Eight hues — Background colors: Eight hues — Cursor colors: Eight hues — Halftone display — Button display															
Data slicer	— Slice lines: Four lines — Slice levels: Seven levels — Sampling clock generated by AFC — Slice interrupt — Error detection															
Memory	— Flash memory or mask ROM (Refer to the product line-up) — High-speed static RAM <table><tr><th>Product Name</th><th>ROM</th><th>RAM</th></tr><tr><td>H8S/2199</td><td>128 k bytes</td><td>3 k bytes</td></tr><tr><td>H8S/2198</td><td>112 k bytes</td><td>3 k bytes</td></tr><tr><td>H8S/2197</td><td>96 k bytes</td><td>3 k bytes</td></tr><tr><td>H8S/2196</td><td>80 k bytes</td><td>3 k bytes</td></tr></table>	Product Name	ROM	RAM	H8S/2199	128 k bytes	3 k bytes	H8S/2198	112 k bytes	3 k bytes	H8S/2197	96 k bytes	3 k bytes	H8S/2196	80 k bytes	3 k bytes
Product Name	ROM	RAM														
H8S/2199	128 k bytes	3 k bytes														
H8S/2198	112 k bytes	3 k bytes														
H8S/2197	96 k bytes	3 k bytes														
H8S/2196	80 k bytes	3 k bytes														
Power-down state	— Medium-speed mode — Sleep mode — Module stop mode — Standby mode — Subclock operation — Subactive mode, watch mode, subsleep mode															
Interrupt controller	— Six external interrupt pins (IRQ5 to IRQ0) — 48 internal interrupt sources — Three priority levels settable															

Item	Specifications
Clock pulse generator	- Two types of clock pulse generator on-chip - System clock pulse generator: 8 to 10 MHz - Subclock pulse generator: 32.768 kHz
Packages	— 112-pin plastic QFP (FP-112)

Product lineup

Series	Product Code		ROM/RAM (bytes)	Packages
	Mask ROM Versions	F-ZTAT Versions		
H8S/2199	HD6432199	HD64F2199	128 k/3 k (256 k*/ 8 k*)	FP-112
	HD6432198	—	112 k/3 k	FP-112
	HD6432197	—	96 k/3 k	FP-112
	HD6432196	—	80 k/3 k	FP-112

Note: *F-ZTAT version

1.2 Internal Block Diagram

Figure 1.1 shows an internal block diagram of the H8S/2199 Series.




Figure 1.1 Internal Block Diagram of H8S/2199 Series

1.3 Pin Arrangement and Functions

1.3.1 Pin Arrangement

Figure 1.2 shows the pin arrangement of the H8S/2199 Series.




Figure 1.2 Pin Arrangement of H8S/2199 Series

1.3.2 Pin Functions

Table 1.2 summarizes the functions of the H8S/2199 Series pins.

Table 1.2 Pin Functions

Type	Symbol	Pin No.	I/O	Name and Function
Power supply	V _{cc}	56, 112	Input	Power supply: All Vcc pins should be connected to the system power supply (+5V)
	V _{ss}	57, 79, 110	Input	Ground: All Vcc pins should be connected to the system power supply (0V)
	SV _{cc}	10	Input	Servo power supply: SVcc pin should be connected to the servo analog power supply (+5V)
	SV _{ss}	1	Input	Servo ground: SVss pin should be connected to the servo analog power supply (0V)
	AV _{cc}	36	Input	Analog power supply: Power supply pin for A/D converter. It should be connected to the system power supply (+5V) when the A/D converter is not used
	AV _{ss}	23	Input	Analog ground: Ground pin for A/D converter. It should be connected to the system power supply (0V)
	OV _{cc}	18	Input	OSD power supply: V _{cc} (OSD) should be connected to the OSD analog power supply (+5 V)
	OV _{ss}	20	Input	OSD ground: V _{ss} (OSD) should be connected to the OSD analog power supply (0 V)
	V _{cl}	81	Input	Smoothing capacitor connection: Connect 0.1-μF power-smoothing capacitance between V _{cl} and V _{ss}
Clock	OSC1	78	Input	Connected to a crystal oscillator. It can also input an external clock. See section 9, Clock Pulse Generator, for typical connection diagrams for a crystal oscillator and external clock input
	OSC2	80	Output	
	X1	76	Input	Connected to a 32.768 kHz crystal oscillator. See section 9, Clock Pulse Generator, for typical connection diagrams
	X2	75	Output	

Type	Symbol	Pin No.	I/O	Name and Function
Operating mode control	MD0	82	Input	Mode pin: This pin sets the operating mode. This pin should not be changed while the MCU is in operation
System control	$\overline{\text{RES}}$	77	Input	Reset input: When this pin is driven low, the chip is reset
	FWE	74	Input	Flash memory enable: Enables/disables flash memory programming. This pin is available only with MCU with flash memory on-chip. For mask ROM type, do not connect anything to this pin
Interrupts	$\overline{\text{IRQ0}}$	37	Input	External interrupt request 0: External interrupt input pin for which rising edge sense, falling edge sense or both edges sense are selectable
	$\overline{\text{IRQ1}}$	38	Input	External interrupt requests 1 to 5: External interrupt input pins for which rising or falling edge sense are selectable
	$\overline{\text{IRQ2}}$	39		
	$\overline{\text{IRQ3}}$	40		
	$\overline{\text{IRQ4}}$	41		
	$\overline{\text{IRQ5}}$	42		
Prescaler unit	$\overline{\text{IC}}$	43	Input	Input capture input: Input capture input pin for prescaler unit
	TMOW	44	Output	Frequency division clock output: Output pin for clock of which frequency is divided by prescaler
Timers	TMBI	45	Input	Timer B event input: Input pin for events to be input to Timer B counter
	$\overline{\text{IRQ1}}$	38	Input	Timer J event input: Input pin for events to be input to Timer J RDT-1or RDT-2 counter
	$\overline{\text{IRQ2}}$	39		
	TMO	53	Output	Timer J timer output: Output pin for toggle at underflow of RDT-1 of Timer J, or remote controlled transmit data
	BUZZ	54	Output	Timer J buzzer output: Output pin for toggle which is selectable among fixed frequency, 1Hz frequency divided from subclock (32 kHz), and frequency division CTL signal

Type	Symbol	Pin No.	I/O	Name and Function
Timers	IRQ3	40	Input	Timer R input capture: Input pin for input capture of Timer R TMRU-1 or TMRU-2
	FTOA	68	Output	Timer X1 output compare A and B output: Output pin for output compare A and B of Timer X1
	FTOB	67		
	FTIA	72	Input	Timer X1 input capture A, B, C and D input: Input pin for input capture A, B, C and D of Timer X1
	FTIB	71		
	FTIC	70		
	FTID	69		
PWM	PWM0	85	Output	8-bit PWM square waveform output: Output pin for waveform generated by 8-bit PWM 0, 1, 2 and 3
	PWM1	84		
	PWM2	83		
	PWM3	55		
	PWM14	73	Output	14-bit PWM square waveform output: Output pin for waveform generated by 14-bit PWM
Serial communication interface (SCI)	SCK1	63	Input /output	SCI clock input/output: Clock input pins for SCI 1
	SI1	65	Input	SCI receive data input: Receive data input pins for SCI 1
	SO1	64	Output	SCI transmit data output: Transmit data output pins for SCI 1
I ² C bus interface	SCL0	59	Input	I ² C bus interface clock input/output: Clock input/output pin for I ² C bus interface
	SCL1	61	/output	
	SDA0	60	Input	I ² C bus interface data input/output: Data input/output pin for I ² C bus interface
	SDA1	62	/output	
	SYNCl	58	Input	I ² C bus interface clock input: I ² C formalless serial clock input

Type	Symbol	Pin No.	I/O	Name and Function
A/D converter	AN7 to AN0	28 to 35	Input	Analog input channels 7 to 0: Analog data input pins. A/D conversion is started by a software triggering
	AN8	27	Input	Analog input channels 8, 9, A and B:
	AN9	26		Analog data input pins. A/D conversion is
	ANA	25		started by an external trigger, a hardware trigger, or software
	ANB	24		
	ADTRG	46	Input	A/D conversion external trigger input: A/D conversion for analog data input pins 8, 9, A, and B is started by an external trigger
Servo circuits	AUDIO FF	106	Output	Audio FF: Output pin for audio head switching signal
	VIDEO FF	105	Output	Video FF: Output pin for video head switching signal
	CAPPWM	108	Output	Capstan mix: 12-bit PWM output pin giving result of capstan speed error and phase error after filtering
	DRMPWM	107	Output	Drum mix: 12-bit PWM output pin giving result of drum speed error and phase error after filtering
	Vpulse	109	Output	Additional V pulse: Three-level output pin for additional V signal synchronized to the Video FF signal
	C.Rotary	99	Output	Color rotary signal: Output pin for color signal processing control signal in four-head special-effects playback
	H.AmpSW	100	Output	Head-amp switch: Output pin for preamplifier output select signal in four-head special-effects playback.
	COMP	101	Input	Compare input: Input pin for signal giving the result of preamplifier output comparison in four-head special-effects playback.
	CTL (+)	3	Input	CTL head (+) and (-) pins:
	CTL (-)	4	/output	I/O pins for CTL signals
	CTL Bias	5	Input	CTL primary amp bias supply: Bias supply pin for CTL primary amp

Type	Symbol	Pin No.	I/O	Name and Function
Servo circuits	CTL Amp (o)	7	Output	CTL amp output: Output pin for CTL amp
	CTL SMT (I)	8	Input	CTL Schmitt amp input: Input pin for CTL Schmitt amp
	CTLFB	6	Input	CLT feedback input: Input pin for CTL amp high-range characteristics control
	CTLREF	2	Output	CTL amp reference voltage output: Output pin for 1/2Vcc (SV)
	CFG	9	Input	Capstan FG input: Schmitt comparator input pin for CFG signal
	DFG	104	Input	Drum FG input: Schmitt input pin for DFG signal
	DPG	103	Input	Drum PG input: Schmitt input pin for DPG signal
	EXCTL	98	Input	External CTL input: Input pin for external CTL signal
	Csync	111	Input	Mixed sync signal input: Input pin for mixed sync signal
	EXCAP	97	Input	Capstan external sync signal input: Signal input pin for external synchronization of capstan phase control
	EXTTRG	102	Input	External trigger signal input: Signal input pin for synchronization with reference signal generator
	SV1	87	Output	Servo monitor output pin 1: Output pin for servo module internal signal
	SV2	86	Output	Servo monitor output pin 2: Output pin for servo module internal signal
	PPG7 to PPG0	95 to 88	Output	PPG: Output pin for HSW timing generator. To be used when head switching is required as well as Audio FF and Video FF

Type	Symbol	Pin No.	I/O	Name and Function
Sync separator	Csync/ Hsync	14	Input/ output	Sync signal input/output: Composite sync signal input/output or horizontal sync signal input
	VLPF/ Vsync	15	Input	Sync signal input: Pin for connecting external LPF for vertical sync signal or input pin for vertical sync signal
	AFC pc	11	Input/ output	AFC oscillation: Pin for connecting external circuit for AFC oscillation
	AFC osc	12	Input/ output	AFC oscillation: Pin for connecting external circuit for AFC oscillation
	AFC LPF	13	Input/ output	Pin for connecting external LPF for AFC
	4 fsc in/ 2 fsc in	22	Input	fsc oscillation: Input pin for subcarrier oscillator. 4fsc or 2fsc can be selected fsc: Subcarrier frequency
	4 fsc out/ 2 fsc out	21	Output	fsc oscillation: Output pin for subcarrier oscillator. 4fsc or 2fsc can be selected fsc: Subcarrier frequency
	CVin2	16	Input	Composite video input: Composite video signal input. Input 2-Vp-p composite video signal, and the sync tip of the signal is clamped to about 2.0 V
OSD	CVin1	17	Input	Composite video input: Composite video signal input for OSD. Input 2-Vp-p composite video signal, and the sync tip of the signal is clamped to about 1.4 V
	CVout	19	Output	Composite video output: Composite video signal output for OSD. 2-Vp-p composite video signal is output
	R	99	Output	OSD digital output: Color signal R output
	G	100	Output	OSD digital output: Color signal G output
	B	101	Output	OSD digital output: Color signal B output

Type	Symbol	Pin No.	I/O	Name and Function
OSD	YCO	96	Output	OSD digital output: Character data output
	YBO	97	Output	OSD digital output: Character display position output
Data slicer	CVin2	16	Input	Composite video input: Composite video signal input. Input 2-Vp-p composite video signal, and the sync tip of the signal is clamped to about 2.0 V.
I/O port	P07 to P00	28 to 35	Input	Port 0: 8-bit input pins
	P17 to P10	44 to 37	Input /output	Port 1: 8-bit I/O pins
	P27 to P20	58 to 65	Input /output	Port 2: 8-bit I/O pins
	P37 to P30	53 to 55 83 to 87	Input /output	Port 3: 8-bit I/O pins
	P47 to P40	66 to 73	Input /output	Port 4: 8-bit I/O pins
	P67 to P60	45 to 52	Input /output	Port 6: 8-bit I/O pins
	P77 to P70	95 to 88	Input /output	Port 7: 8-bit I/O pins
	P87 to P80	103 to 96	Input /output	Port 8: 8-bit I/O pins
	RP7 to RP0	45 to 52	Output	Realtime output port: 8-bit realtime output pins
	RPB to RP8	95 to 92	Output	Realtime output port: 4-bit realtime output pins
	RPTRG	66	Input	Realtime output port trigger input: Input pin for realtime output port trigger

2.1 Overview

The H8S/2000 CPU is a high-speed central processing unit with an internal 32-bit architecture that is upward-compatible with the H8/300 and H8/300H CPUs. The H8S/2000 CPU has sixteen 16-bit general registers, can address a 16-Mbyte (architecturally 4-Gbyte) linear address space, and is ideal for realtime control.

2.1.1 Features

The H8S/2000 CPU has the following features.

- Upward-compatible with H8/300 and H8/300H CPUs
Can execute H8/300 and H8/300H object programs
- General-register architecture
Sixteen 16-bit general registers (also usable as sixteen 8-bit registers or eight 32-bit registers)
- Sixty-five basic instructions
8/16/32-bit arithmetic and logic instructions
Multiply and divide instructions
Powerful bit-manipulation instructions
- Eight addressing modes
Register direct [Rn]
Register indirect [@ERn]
Register indirect with displacement [@(d:16,ERn) or @(d:32,ERn)]
Register indirect with post-increment or pre-decrement [@ERn+ or @-ERn]
Absolute address [@aa:8, @aa:16, @aa:24, or @aa:32]
Immediate [#xx:8, #xx:16, or #xx:32]
Program-counter relative [@(d:8,PC) or @(d:16,PC)]
Memory indirect [@@aa:8]
- 16-Mbyte address space
Program: 16 Mbytes
Data: 16 Mbytes (4 Gbytes architecturally)
- High-speed operation
All frequently-used instructions execute in one or two states
Maximum clock rate: 10 MHz
8/16/32-bit register-register add/subtract: 100 ns
8 × 8-bit register-register multiply: 1200 ns

16 ÷ 8-bit register-register divide: 1200 ns
 16 × 16-bit register-register multiply: 2000 ns
 32 ÷ 16-bit register-register divide: 2000 ns

- Two CPU operating modes
Normal mode*/Advanced mode
- Power-down state
Transition to power-down state by SLEEP instruction
CPU clock speed selection

Note: * Normal mode is not available for this LSI.

2.1.2 Differences between H8S/2600 CPU and H8S/2000 CPU

The differences between the H8S/2600 CPU and the H8S/2000 CPU are shown below.

- Register configuration
The MAC register is supported only by the H8S/2600 CPU.
- Basic instructions
The four instructions MAC, CLRMAC, LDMAC, and STMAC are supported only by the H8S/2600 CPU.
- Number of execution states
The number of execution states of the MULXU and MULXS instructions differ as follows.

Instruction	Mnemonic	Number of Execution States	
		H8S/2600	H8S/2000
MULXU	MULXU.B Rs, Rd	3	12
	MULXU.W Rs, Erd	4	20
MULXS	MULXS.B Rs, Rd	4	13
	MULXS.W Rs, Erd	5	21

There are also differences in the address space, EXR register functions, power-down state, etc., depending on the product.

2.1.3 Differences from H8/300 CPU

In comparison to the H8/300 CPU, the H8S/2000 CPU has the following enhancements.

- More general registers and control registers
Eight 16-bit extended registers, and one 8-bit control register, have been added.

- Expanded address space
Normal mode supports the same 64-kbyte address space as the H8/300 CPU.
Advanced mode supports a maximum 16-Mbyte address space.
- Enhanced addressing mode
The addressing modes have been enhanced to make effective use of the 16-Mbyte address space.
- Enhanced instructions
Addressing modes of bit-manipulation instructions have been enhanced.
Signed multiply and divide instructions have been added.
Two-bit shift instructions have been added.
Instructions for saving and restoring multiple registers have been added.
A test and set instruction has been added.
- Higher speed
Basic instructions execute twice as fast.

2.1.4 Differences from H8/300H CPU

In comparison to the H8/300H CPU, the H8S/2000 CPU has the following enhancements.

- Additional control register
One 8-bit control register has been added.
- Enhanced instructions
Addressing modes of bit-manipulation instructions have been enhanced.
Two-bit shift instructions have been added.
Instructions for saving and restoring multiple registers have been added.
A test and set instruction has been added.
- Higher speed
Basic instructions execute twice as fast.

2.2 CPU Operating Modes

The H8S/2000 CPU has two operating modes: normal and advanced. Normal mode supports a maximum 64-kbyte address space. Advanced mode supports a maximum 16-Mbyte total address space (architecturally the maximum total address space is 4 Gbytes, with a maximum of 16 Mbytes for the program area and a maximum of 4 Gbytes for the data area).

The mode is selected by the mode pins of the microcontroller.




Figure 2.1 CPU Operating Modes

(1) Normal Mode (Not available for this LSI)

The exception vector table and stack have the same structure as in the H8/300 CPU.

(a) Address Space

A maximum address space of 64 kbytes can be accessed.

(b) Extended Registers (En)

The extended registers (E0 to E7) can be used as 16-bit registers, or as the upper 16-bit segments of 32-bit registers. When En is used as a 16-bit register it can contain any value, even when the corresponding general register (Rn) is used as an address register. If the general register is referenced in the register indirect addressing mode with pre-decrement (@-Rn) or post-increment (@Rn+) and a carry or borrow occurs, however, the value in the corresponding extended register (En) will be affected.

(c) Instruction Set

All instructions and addressing modes can be used. Only the lower 16 bits of effective addresses (EA) are valid.

(d) Exception Vector Table and Memory Indirect Branch Addresses

In normal mode the top area starting at H'0000 is allocated to the exception vector table. One branch address is stored per 16 bits. The configuration of the exception vector table in normal mode is shown in figure 2.2. For details of the exception vector table, see section 5, Exception Handling.




Figure 2.2 Exception Vector Table (Normal Mode)

The memory indirect addressing mode (@@aa:8) employed in the JMP and JSR instructions uses an 8-bit absolute address included in the instruction code to specify a memory operand that contains a branch address. In normal mode the operand is a 16-bit word operand, providing a 16-bit branch address. Branch addresses can be stored in the top area from H'0000 to H'00FF. Note that this area is also used for the exception vector table.

(e) Stack Structure

When the program counter (PC) is pushed onto the stack in a subroutine call, and the PC and condition-code register (CCR) are pushed onto the stack in exception handling, they are stored as shown in figure 2.3. The extended control register (EXR) is not pushed onto the stack. For details, see section 5, Exception Handling.




Figure 2.3 Stack Structure in Normal Mode

(2) Advanced Mode

(a) Address Space

Linear access is provided to a 16-Mbyte maximum address space (architecturally a maximum 16-Mbyte program area and a maximum 4-Gbyte data area, with a maximum of 4 Gbytes for program and data areas combined).

(b) Extended Registers (En)

The extended registers (E0 to E7) can be used as 16-bit registers, or as the upper 16-bit segments of 32-bit registers or address registers.

(c) Instruction Set

All instructions and addressing modes can be used.

(d) Exception Vector Table and Memory Indirect Branch Addresses

In advanced mode the top area starting at H'00000000 is allocated to the exception vector table in units of 32 bits. In each 32 bits, the upper 8 bits are ignored and a branch address is stored in the lower 24 bits (figure 2.4). For details of the exception vector table, see section 5, Exception Handling.




Figure 2.4 Exception Vector Table (Advanced Mode)

The memory indirect addressing mode (@@aa:8) employed in the JMP and JSR instructions uses an 8-bit absolute address included in the instruction code to specify a memory operand that contains a branch address. In advanced mode the operand is a 32-bit longword operand, providing a 32-bit branch address. The upper 8 bits of these 32 bits are a reserved area that is regarded as H'00. Branch addresses can be stored in the area from H'00000000 to H'000000FF. Note that the first part of this range is also the exception vector table.

(e) Stack Structure

In advanced mode, when the program counter (PC) is pushed onto the stack in a subroutine call, and the PC and condition-code register (CCR) are pushed onto the stack in exception handling, they are stored as shown in figure 2.5. The extended control register (EXR) is not pushed onto the stack. For details, see section 5, Exception Handling.




Figure 2.5 Stack Structure in Advanced Mode

2.3 Address Space

Figure 2.6 shows a memory map of the H8S/2000 CPU. The H8S/2000 CPU provides linear access to a maximum 64-kbyte address space in normal mode, and a maximum 16-Mbyte (architecturally 4-Gbyte) address space in advanced mode.




Figure 2.6 Memory Map

2.4 Register Configuration

2.4.1 Overview

The CPU has the internal registers shown in figure 2.7. There are two types of registers: general registers and control registers.

General Registers (Rn) and Extended Registers (En)

	15	0 7	0 7	0
ER0	E0	R0H	R0L	
ER1	E1	R1H	R1L	
ER2	E2	R2H	R2L	
ER3	E3	R3H	R3L	
ER4	E4	R4H	R4L	
ER5	E5	R5H	R5L	
ER6	E6	R6H	R6L	
ER7 (SP)	E7	R7H	R7L	

Control Registers (CR)

23	0
PC	

7	6	5	4	3	2	1	0
EXR*	T	-	-	-	I2	I1	I0

	7	6	5	4	3	2	1	0
CCR	I	U	H	U	N	Z	V	C

[Legend]

SP : Stack pointer
PC : Program counter
EXR : Extended control register
T : Trace bit
I2 to I0 : Interrupt mask bits
CCR : Condition-code register
I : Interrupt mask bit
UI : User bit or interrupt mask bit

H : Half-carry flag
U : User bit
N : Negative flag
Z : Zero flag
V : Overflow flag
C : Carry flag

Note: * Does not affect operation in this LSI.

Figure 2.7 CPU Registers

2.4.2 General Registers

The CPU has eight 32-bit general registers. These general registers are all functionally alike and can be used as both address registers and data registers. When a general register is used as a data register, it can be accessed as a 32-bit, 16-bit, or 8-bit register. When the general registers are used as 32-bit registers or address registers, they are designated by the letters ER (ER0 to ER7). The ER registers divide into 16-bit general registers designated by the letters E (E0 to E7) and R (R0 to R7). These registers are functionally equivalent, providing a maximum of sixteen 16-bit registers. The E registers (E0 to E7) are also referred to as extended registers.

The R registers divide into 8-bit general registers designated by the letters RH (R0H to R7H) and RL (R0L to R7L). These registers are functionally equivalent, providing a maximum of sixteen 8-bit registers.

Figure 2.8 illustrates the usage of the general registers. The usage of each register can be selected independently.




Figure 2.8 Usage of General Registers

General register ER7 has the function of stack pointer (SP) in addition to its general-register function, and is used implicitly in exception handling and subroutine calls. Figure 2.9 shows the stack.




Figure 2.9 Stack

2.4.3 Control Registers

The control registers are the 24-bit program counter (PC), 8-bit extended control register (EXR), and 8-bit condition-code register (CCR).

(1) Program Counter (PC)

This 24-bit counter indicates the address of the next instruction the CPU will execute. The length of all CPU instructions is 2 bytes (one word), so the least significant PC bit is ignored. (When an instruction is fetched, the least significant PC bit is regarded as 0.)

(2) Extended Control Register (EXR)

An 8-bit register. In this LSI, this register does not affect operation.

Bit 7: Trace Bit (T)

This bit is reserved. In this LSI, this bit does not affect operation.

Bits 6 to 3: Reserved

These bits are reserved. They are always read as 1.

Bits 2 to 0: Interrupt Mask Bits (I2 to I0)

These bits are reserved. In this LSI, these bits do not affect operation.

(3) Condition: Code Register (CCR)

This 8-bit register contains internal CPU status information, including an interrupt mask bit (I) and half-carry (H), negative (N), zero (Z), overflow (V), and carry (C) flags.

Bit 7: Interrupt Mask Bit (I)

Masks interrupts other than NMI when set to 1. (NMI is accepted regardless of the I bit setting.) The I bit is set to 1 by hardware at the start of an exception-handling sequence. For details, see section 6, Interrupt Controller.

Bit 6: User Bit or Interrupt Mask Bit (UI)

Can be written and read by software using the LDC, STC, ANDC, ORC, and XORC instructions. This bit can also be used as an interrupt mask bit. For details, see section 6, Interrupt Controller.

Bit 5: Half-Carry Flag (H)

When the ADD.B, ADDX.B, SUB.B, SUBX.B, CMP.B, or NEG.B instruction is executed, this flag is set to 1 if there is a carry or borrow at bit 3, and cleared to 0 otherwise. When the ADD.W, SUB.W, CMP.W, or NEG.W instruction is executed, the H flag is set to 1 if there is a carry or borrow at bit 11, and cleared to 0 otherwise. When the ADD.L, SUB.L, CMP.L, or NEG.L instruction is executed, the H flag is set to 1 if there is a carry or borrow at bit 27, and cleared to 0 otherwise.

Bit 4: User Bit (U)

Can be written and read by software using the LDC, STC, ANDC, ORC, and XORC instructions.

Bit 3: Negative Flag (N)

Stores the value of the most significant bit (sign bit) of data.

Bit 2: Zero Flag (Z)

Set to 1 to indicate zero data, and cleared to 0 to indicate non-zero data.

Bit 1: Overflow Flag (V)

Set to 1 when an arithmetic overflow occurs, and cleared to 0 otherwise.

Bit 0: Carry Flag (C)

Set to 1 when a carry occurs, and cleared to 0 otherwise. Used by:

- (a) Add instructions, to indicate a carry
- (b) Subtract instructions, to indicate a borrow
- (c) Shift and rotate instructions, to store the carry

The carry flag is also used as a bit accumulator by bit-manipulation instructions.

Some instructions leave some or all of the flag bits unchanged. For the action of each instruction on the flag bits, see section 29, Appendix A.1, List of Instructions.

Operations can be performed on the CCR bits by the LDC, STC, ANDC, ORC, and XORC instructions. The N, Z, V, and C flags are used as branching conditions for conditional branch (Bcc) instructions.

2.4.4 Initial Register Values

Reset exception handling loads the CPU's program counter (PC) from the vector table, clears the trace bit in EXR to 0, and sets the interrupt mask bits in CCR and EXR to 1. The other CCR bits and the general registers are not initialized. In particular, the stack pointer (ER7) is not initialized. The stack pointer should therefore be initialized by an MOV.L instruction executed immediately after a reset.

2.5 Data Formats

The CPU can process 1-bit, 4-bit (BCD), 8-bit (byte), 16-bit (word), and 32-bit (longword) data. Bit-manipulation instructions operate on 1-bit data by accessing bit n (n = 0, 1, 2, ..., 7) of byte operand data. The DAA and DAS decimal-adjust instructions treat byte data as two digits of 4-bit BCD data.

2.5.1 General Register Data Formats

Figure 2.10 shows the data formats in general registers.

Data type	General Register	Data Format
1-bit data	RnH	70 76543210 Don't care
1-bit data	RnL	Don't care 76543210
4-bit BCD data	RnH	7430 Upper digitLower digit Don't care
4-bit BCD data	RnL	Don't care 7430 Upper digitLower digit
Byte data	RnH	70 MSB LSB Don't care
Byte data	RnL	Don't care MSB LSB

Figure 2.10 General Register Data Formats (1)




Figure 2.11 General Register Data Formats (2)

2.5.2 Memory Data Formats

Figure 2.12 shows the data formats in memory.

The CPU can access word data and longword data in memory, but word or longword data must begin at an even address. If an attempt is made to access word or longword data at an odd address, no address error occurs but the least significant bit of the address is regarded as 0, so the access starts at the preceding address. This also applies to instruction fetches.




Figure 2.12 Memory Data Formats

When ER7 (SP) is used as an address register to access the stack, the operand size should be word size or longword size.

2.6 Instruction Set

2.6.1 Overview

The H8S/2000 CPU has 65 types of instructions. The instructions are classified by function in table 2.1.

Table 2.1 Instruction Classification

Function	Instructions	Size	Types
Data transfer	MOV	BWL	5
	POP ^{*1} , PUSH ^{*1}	WL	
	LDM, STM	L	
	MOVFP, MOVTPE	B	
Arithmetic	ADD, SUB, CMP, NEG	BWL	19
	ADDX, SUBX, DAA, DAS	B	
	INC, DEC	BWL	
	ADDS, SUBS	L	
	MULXU, DIVXU, MULXS, DIVXS	BW	
	EXTU, EXTS	WL	
	TAS	B	
Logic operations	AND, OR, XOR, NOT	BWL	4
Shift	SHAL, SHAR, SHLL, SHLR, ROTL, ROTR, ROTXL, ROTXR	BWL	8
Bit manipulation	RSET, BCLR, BNOT, BTST, BLD, BILD, BST, BIST, BAND, BIAND, BOR, BIOR, BXOR, BIXOR	B	14
Branch	Bcc ^{*2} , JMP, BSR, JSR, RTS	—	5
System control	TRAPA, RTE, SLEEP, LDC, STC, ANDC, ORC, XORC, NOP	—	9
Block data transfer	EEPMOV	—	1

Total: 65 types

Notes: B: byte size; W: word size; L: longword size.

1. POP.W Rn and PUSH.W Rn are identical to MOV.W @SP+, Rn and MOV.W Rn, @-SP.
POP.L ERn and PUSH.L ERn are identical to MOV.L @SP+, ERn and MOV.L ERn, @-SP.
2. Bcc is the general name for conditional branch instructions.

2.6.2 Instructions and Addressing Modes

Table 2.2 indicates the combinations of instructions and addressing modes that the H8S/2000 CPU can use.

Table 2.2 Combinations of Instructions and Addressing Modes

Function	Instruction	Addressing Modes													
		#xx	Rn	@ERn	@(d:16, ERn)	@(d:32, ERn)	@-ERn/@ERn+	@aa:8	@aa:16	@aa:24	@aa:32	@(d:8, PC)	@(d:16, PC)	@@aa:8	
Data transfer	MOV	BWL	BWL	BWL	BWL	BWL	BWL	B	BWL	—	BWL	—	—	—	—
	POP, PUSH	—	—	—	—	—	—	—	—	—	—	—	—	—	WL
	LDM, STM	—	—	—	—	—	—	—	—	—	—	—	—	—	L
	MOVFP, MOVTPE*	—	—	—	—	—	—	—	B	—	—	—	—	—	—
Arithmetic operations	ADD, CMP	BWL	BWL	—	—	—	—	—	—	—	—	—	—	—	—
	SUB	WL	BWL	—	—	—	—	—	—	—	—	—	—	—	—
	ADDX, SUBX	B	B	—	—	—	—	—	—	—	—	—	—	—	—
	ADDS, SUBS	—	L	—	—	—	—	—	—	—	—	—	—	—	—
	INC, DEC	—	BWL	—	—	—	—	—	—	—	—	—	—	—	—
	DAA, DAS	—	B	—	—	—	—	—	—	—	—	—	—	—	—
	MULXU, DIVXU	—	BW	—	—	—	—	—	—	—	—	—	—	—	—
	MULXS, DIVXS	—	BW	—	—	—	—	—	—	—	—	—	—	—	—
	NEG	—	BWL	—	—	—	—	—	—	—	—	—	—	—	—
	EXTU, EXTS	—	WL	—	—	—	—	—	—	—	—	—	—	—	—
TAS	—	—	B	—	—	—	—	—	—	—	—	—	—	—	
Logic operation	AND, OR, XOR	BWL	BWL	—	—	—	—	—	—	—	—	—	—	—	—
	NOT	—	BWL	—	—	—	—	—	—	—	—	—	—	—	—
Shift		—	BWL	—	—	—	—	—	—	—	—	—	—	—	—
Bit manipulation		—	B	B	—	—	—	B	B	—	B	—	—	—	—
Branch	Bcc, BSR	—	—	—	—	—	—	—	—	—	—	○	○	—	—
	JMP, JSR	—	—	—	—	—	—	—	—	○	—	—	—	○	—
	RTS	—	—	—	—	—	—	—	—	—	—	—	—	○	—
System control	TRAPA	—	—	—	—	—	—	—	—	—	—	—	—	—	○
	RTE	—	—	—	—	—	—	—	—	—	—	—	—	—	○
	SLEEP	—	—	—	—	—	—	—	—	—	—	—	—	—	○
	LDC	B	B	W	W	W	W	—	W	—	W	—	—	—	—
	STC	—	B	W	W	W	W	—	W	—	W	—	—	—	—
	ANDC, ORC, XORC	B	—	—	—	—	—	—	—	—	—	—	—	—	—
NOP		—	—	—	—	—	—	—	—	—	—	—	—	—	
Block data transfer		—	—	—	—	—	—	—	—	—	—	—	—	—	BW

[Legend]

B: Byte

W: Word

L: Longword

Note: * Cannot be used in this LSI.

2.6.3 Table of Instructions Classified by Function

Tables 2.3 to 2.10 summarize the functions of the instructions. The notation used in table 2.3 is defined below.

Operation Notation

Rd	General register (destination)*
Rs	General register (source)*
Rn	General register*
ERn	General register (32-bit register)
(EAd)	Destination operand
(EAs)	Source operand
EXR	Extended control register
CCR	Condition-code register
N	N (negative) flag in CCR
Z	Z (zero) flag in CCR
V	V (overflow) flag in CCR
C	C (carry) flag in CCR
PC	Program counter
SP	Stack pointer
#IMM	Immediate data
Disp	Displacement
+	Addition
–	Subtraction
×	Multiplication
÷	Division
^	Logical AND
∨	Logical OR
⊕	Logical exclusive OR
→	Move
~	NOT (logical complement)
:8/:16/:24/:32	8-, 16-, 24-, or 32-bit length

Note: * General registers include 8-bit registers (R0H to R7H, R0L to R7L), 16-bit registers (R0 to R7, E0 to E7), and 32-bit registers (ER0 to ER7).

Table 2.3 Data Transfer Instructions

Instruction	Size*	Function
MOV	B/W/L	(EAs) → Rd, Rs → (EAd) Moves data between two general registers or between a general register and memory, or moves immediate data to a general register
MOVFPE	B	Cannot be used in this LSI
MOVTPE	B	Cannot be used in this LSI
POP	W/L	@SP+ → Rn Pops a general register from the stack POP.W Rn is identical to MOV.W @SP+, Rn POP.L ERn is identical to MOV.L @SP+, ERn
PUSH	W/L	Rn → @-SP Pushes a general register onto the stack PUSH.W Rn is identical to MOV.W Rn, @-SP PUSH.L ERn is identical to MOV.L ERn, @-SP
LDM	L	@SP+ → Rn (register list) Pops two or more general registers from the stack
STM	L	Rn (register list) → @-SP Pushes two or more general registers onto the stack

Note: * Size refers to the operand size.

B: Byte

W: Word

L: Longword

Table 2.4 Arithmetic Instructions

Instruction	Size*	Function
ADD SUB	B/W/L	$Rd \pm Rs \rightarrow Rd$, $Rd \pm \#IMM \rightarrow Rd$ Performs addition or subtraction on data in two general registers, or on immediate data and data in a general register. (Immediate byte data cannot be subtracted from byte data in a general register. Use the SUBX or ADD instruction)
ADDX SUBX	B	$Rd \pm Rs \pm C \rightarrow Rd$, $Rd \pm \#IMM \pm C \rightarrow Rd$ Performs addition or subtraction with carry on byte data in two general registers, or on immediate data and data in a general register
INC DEC	B/W/L	$Rd \pm 1 \rightarrow Rd$, $Rd \pm 2 \rightarrow Rd$ Increments or decrements a general register by 1 or 2. (Byte operands can be incremented or decremented by 1 only)
ADDS SUBS	B	$Rd \pm 1 \rightarrow Rd$, $Rd \pm 2 \rightarrow Rd$, $Rd \pm 4 \rightarrow Rd$ Adds or subtracts the value 1, 2, or 4 to or from data in a 32-bit register
DAA DAS	B/W	$Rd \text{ decimal adjust} \rightarrow Rd$ Decimal-adjusts an addition or subtraction result in a general register by referring to the CCR to produce 4-bit BCD data
MULXU	B/W	$Rd \times Rs \rightarrow Rd$ Performs unsigned multiplication on data in two general registers: either 8 bits $\times$ 8 bits $\rightarrow$ 16 bits or 16 bits $\times$ 16 bits $\rightarrow$ 32 bits
MULXS	B/W	$Rd \times Rs \rightarrow Rd$ Performs signed multiplication on data in two general registers: either 8 bits $\times$ 8 bits $\rightarrow$ 16 bits or 16 bits $\times$ 16 bits $\rightarrow$ 32 bits
DIVXU	B/W	$Rd \div Rs \rightarrow Rd$ Performs unsigned division on data in two general registers: either 16 bits $\div$ 8 bits $\times$ 8-bit quotient and 8-bit remainder or 32 bits $\div$ 16 bits $\times$ 16-bit quotient and 16-bit remainder

Instruction	Size*	Function
DIVXS	B/W	$Rd \div Rs \rightarrow Rd$ Performs signed division on data in two general registers: either 16 bits $\div$ 8 bits $\rightarrow$ 8-bit quotient and 8-bit remainder or 32 bits $\div$ 16 bits $\rightarrow$ 16-bit quotient and 16-bit remainder
CMP	B/W/L	$Rd - Rs, Rd - \#IMM$ Compares data in a general register with data in another general register or with immediate data, and sets CCR bits according to the result
NEG	B/W/L	$0 - Rd \rightarrow Rd$ Takes the two's complement (arithmetic complement) of data in a general register
EXTU	W/L	$Rd \text{ (zero extension)} \rightarrow Rd$ Extends the lower 8 bits of a 16-bit register to word size, or the lower 16 bits of a 32-bit register to longword size, by padding with zeros on the left
EXTS	W/L	$Rd \text{ (sign extension)} \rightarrow Rd$ Extends the lower 8 bits of a 16-bit register to word size, or the lower 16 bits of a 32-bit register to longword size, by extending the sign bit
TAS	B	$@ERd - 0, 1 \rightarrow (<\text{bit } 7> \text{ of } @ERd)$ Tests memory contents, and sets the most significant bit (bit 7) to 1

Note: * Size refers to the operand size.

B: Byte

W: Word

L: Longword

Table 2.5 Logic Instructions

Instruction	Size*	Function
AND	B/W/L	$Rd \wedge Rs \rightarrow Rd$, $Rd \wedge \#IMM \rightarrow Rd$ Performs a logical AND operation on a general register and another general register or immediate data
OR	B/W/L	$Rd \vee Rs \rightarrow Rd$, $Rd \vee \#IMM \rightarrow Rd$ Performs a logical OR operation on a general register and another general register or immediate data
XOR	B/W/L	$Rd \oplus Rs \rightarrow Rd$, $Rd \oplus \#IMM \rightarrow Rd$ Performs a logical exclusive OR operation on a general register and another general register or immediate data
NOT	B/W/L	$\sim Rd \rightarrow Rd$ Takes the one's complement (logical complement) of general register contents

Note: * Size refers to the operand size.

B: Byte

W: Word

L: Longword

Table 2.6 Shift Instructions

Instruction	Size*	Function
SHAL SHAR	B/W/L	$Rd \text{ (shift)} \rightarrow Rd$ Performs an arithmetic shift on general register contents A 1-bit or 2-bit shift is possible
SHLL SHLR	B/W/L	$Rd \text{ (shift)} \rightarrow Rd$ Performs a logical shift on general register contents A 1-bit or 2-bit shift is possible
ROTL ROTR	B/W/L	$Rd \text{ (rotate)} \rightarrow Rd$ Rotates general register contents 1-bit or 2-bit rotation is possible
ROTXL ROTXR	B/W/L	$Rd \text{ (rotate)} \rightarrow Rd$ Rotates general register contents through the carry flag 1-bit or 2-bit rotation is possible

Note: * Size refers to the operand size.

B: Byte

W: Word

L: Longword

Table 2.7 Bit Manipulation Instructions

Instruction	Size*	Function
BSET	B	$1 \rightarrow (\text{<bit-No.> of <EAd>})$ Sets a specified bit in a general register or memory operand to 1. The bit number is specified by 3-bit immediate data or the lower three bits of a general register
BCLR	B	$0 \rightarrow (\text{<bit-No.> of <EAd>})$ Clears a specified bit in a general register or memory operand to 0. The bit number is specified by 3-bit immediate data or the lower three bits of a general register
BNOT	B	$\sim (\text{<bit-No.> of <EAd>}) \rightarrow (\text{<bit-No.> of <EAd>})$ Inverts a specified bit in a general register or memory operand. The bit number is specified by 3-bit immediate data or the lower three bits of a general register
BTST	B	$\sim (\text{<bit-No.> of <EAd>}) \rightarrow Z$ Tests a specified bit in a general register or memory operand and sets or clears the Z flag accordingly. The bit number is specified by 3-bit immediate data or the lower three bits of a general register
BAND	B	$C \wedge (\text{<bit-No.> of <EAd>}) \rightarrow C$ ANDs the carry flag with a specified bit in a general register or memory operand and stores the result in the carry flag
BIAND	B	$C \wedge [\sim (\text{<bit-No.> of <EAd>})] \rightarrow C$ ANDs the carry flag with the inverse of a specified bit in a general register or memory operand and stores the result in the carry flag The bit number is specified by 3-bit immediate data
BOR	B	$C \vee (\text{<bit-No.> of <EAd>}) \rightarrow C$ ORs the carry flag with a specified bit in a general register or memory operand and stores the result in the carry flag
BIOR	B	$C \vee [\sim (\text{<bit-No.> of <EAd>})] \rightarrow C$ ORs the carry flag with the inverse of a specified bit in a general register or memory operand and stores the result in the carry flag The bit number is specified by 3-bit immediate data

Instruction	Size*	Function
BOXR	B	$C \oplus (\text{<bit-No.> of <EAd>}) \rightarrow C$ Exclusive-ORs the carry flag with a specified bit in a general register or memory operand and stores the result in the carry flag
BIXOR	B	$C \oplus [\sim (\text{<bit-No.> of <EAd>})] \rightarrow C$ Exclusive-ORs the carry flag with the inverse of a specified bit in a general register or memory operand and stores the result in the carry flag The bit number is specified by 3-bit immediate data
BLD	B	$(\text{<bit-No.> of <EAd>}) \rightarrow C$ Transfers a specified bit in a general register or memory operand to the carry flag
BILD	B	$\sim (\text{<bit-No.> of <EAd>}) \rightarrow C$ Transfers the inverse of a specified bit in a general register or memory operand to the carry flag The bit number is specified by 3-bit immediate data
BST	B	$C \rightarrow (\text{<bit-No.> of <EAd>})$ Transfers the carry flag value to a specified bit in a general register or memory operand
BIST	B	$\sim C \rightarrow (\text{<bit-No.> of <EAd>})$ Transfers the inverse of the carry flag value to a specified bit in a general register or memory operand The bit number is specified by 3-bit immediate data

Note: * Size refers to the operand size.

B: Byte

Table 2.8 Branch Instructions

Instruction	Size*	Function
Bcc	—	Branches to a specified address if a specified condition is true The branching conditions are listed below
Mnemonic	Description	Condition
BRA (BT)	Always (True)	Always
BRN (BF)	Never (False)	Never
BHI	High	$CVZ = 0$
BLS	Low of Same	$CVZ = 1$
BCC (BHS)	Carry Clear (High or Same)	$C = 0$
BCS (BLO)	Carry Set (LOW)	$C = 1$
BNE	Not Equal	$Z = 0$
BEQ	Equal	$Z = 1$
BVC	oVerflow Clear	$V = 0$
BVS	oVerflow Set	$V = 1$
BPL	PLus	$N = 0$
BMI	MInus	$N = 1$
BGE	Greater or Equal	$NV = 0$
BLT	Less Than	$N \oplus V = 1$
BGT	Greater Than	$Z \vee (N \oplus V) = 0$
BLE	Less or Equal	$Z \vee (N \oplus V) = 1$
JMP	—	Branches unconditionally to a specified address
BSR	—	Branches to a subroutine at a specified address
JSR	—	Branches to a subroutine at a specified address
RTS	—	Returns from a subroutine

Table 2.9 System Control Instructions

Instruction	Size*	Function
TRAPA	—	Starts trap-instruction exception handling
RTE	—	Returns from an exception-handling routine
SLEEP	—	Causes a transition to a power-down state
LDC	B/W	(EAs) → CCR, (EAs) → EXR Moves contents of a general register or memory or immediate data to CCR or EXR. Although CCR and EXR are 8-bit registers, word-size transfers are performed between them and memory. The upper 8 bits are valid
STC	B/W	CCR → (EAd), EXR → (EAd) Transfers CCR or EXR contents to a general register or memory. Although CCR and EXR are 8-bit registers, word-size transfers are performed between them and memory. The upper 8 bits are valid
ANDC	B	CCR ∧ #IMM → CCR, EXR ∧ #IMM → EXR Logically ANDs the CCR or EXR contents with immediate data
ORC	B	CCR ∨ #IMM → CCR, EXR ∨ #IMM → EXR Logically ORs the CCR or EXR contents with immediate data
XORC	B	CCR ⊕ #IMM → CCR, EXR ⊕ #IMM → EXR Logically exclusive-ORs the CCR or EXR contents with immediate data
NOP	—	PC + 2 → PC Only increments the program counter

Note: * Size refers to the operand size.

B: Byte

W: Word

Table 2.10 Block Data Transfer Instructions

Instruction	Size*	Function
EEPMOV.B	—	if R4L $\neq$ 0 then Repeat @ER5+ $\rightarrow$ @er6+ R4L-1 $\rightarrow$ R4L Until R4L = 0 else next;
EEPMOV.W	—	if R4 $\neq$ 0 then Repeat @ER5+ $\rightarrow$ @er6+ R4-1 $\rightarrow$ R4 Until R4 = 0 else next; Transfers a data block according to parameters set in general registers R4L or R4, ER5, and ER6 R4L or R4: size of block (bytes) ER5: starting source address ER6: starting destination address Execution of the next instruction begins as soon as the transfer is completed

2.6.4 Basic Instruction Formats

The CPU instructions consist of 2-byte (1-word) units. An instruction consists of an operation field (op field), a register field (r field), an effective address extension (EA field), and a condition field (cc).

Figure 2.13 shows examples of instruction formats.




Figure 2.13 Instruction Formats (Examples)

(1) Operation Field

Indicates the function of the instruction, the addressing mode, and the operation to be carried out on the operand. The operation field always includes the first four bits of the instruction. Some instructions have two operation fields.

(2) Register Field

Specifies a general register. Address registers are specified by 3 bits, data registers by 3 bits or 4 bits. Some instructions have two register fields. Some have no register field.

(3) Effective Address Extension

Eight, 16, or 32 bits specifying immediate data, an absolute address, or a displacement.

(4) Condition Field

Specifies the branching condition of Bcc instructions.

2.6.5 Notes on Use of Bit-Manipulation Instructions

The BSET, BCLR, BNOT, BST, and BIST instructions read a byte of data, carry out bit manipulation, then write back the byte of data. Caution is therefore required when using these instructions on a register containing write-only bits, or a port.

The BCLR instruction can be used to clear internal I/O register flags to 0. In this case, the relevant flag need not be read beforehand if it is clear that it has been set to 1 in an interrupt handling routine, etc.

2.7 Addressing Modes and Effective Address Calculation

2.7.1 Addressing Mode

The CPU supports the eight addressing modes listed in table 2.11. Each instruction uses a subset of these addressing modes. Arithmetic and logic instructions can use the register direct and immediate modes. Data transfer instructions can use all addressing modes except program-counter relative and memory indirect. Bit-manipulation instructions use register direct, register indirect, or absolute addressing mode to specify an operand, and register direct (BSET, BCLR, BNOT, and BTST instructions) or immediate (3-bit) addressing mode to specify a bit number in the operand.

Table 2.11 Addressing Modes

No.	Addressing Mode	Symbol
1	Register direct	Rn
2	Register indirect	@ERn
3	Register indirect with displacement	@(d:16,ERn)/@(d:32,ERn)
4	Register indirect with post-increment Register indirect with pre-decrement	@ERn+ @-ERn
5	Absolute address	@aa:8/#@aa:16/@aa:24/@aa:32
6	Immediate	#xx:8/#xx:16/#xx:32
7	Program-counter relative	@(d:8,PC)/@(d:16,PC)
8	Memory indirect	@@aa:8

(1) Register Direct—Rn

The register field of the instruction code specifies an 8-, 16-, or 32-bit general register containing the operand. R0H to R7H and R0L to R7L can be specified as 8-bit registers. R0 to R7 and E0 to E7 can be specified as 16-bit registers. ER0 to ER7 can be specified as 32-bit registers.

(2) Register Indirect—@ERn

The register field of the instruction code specifies an address register (ERn) which contains the address of the operand in memory. If the address is a program instruction address, the lower 24 bits are valid and the upper 8 bits are all assumed to be 0 (H'00).

(3) Register Indirect with Displacement—@(d:16, ERn) or @(d:32, ERn)

A 16-bit or 32-bit displacement contained in the instruction is added to an address register (ERn) specified by the register field of the instruction, and the sum gives the address of a memory operand. A 16-bit displacement is sign-extended when added.

(4) Register Indirect with Post-Increment or Pre-Decrement—@ERn+ or @-ERn

(a) Register indirect with post-increment—@ERn+

The register field of the instruction code specifies an address register (ERn) which contains the address of a memory operand. After the operand is accessed, 1, 2, or 4 is added to the address register contents and the sum is stored in the address register. The value added is 1 for byte access, 2 for word access, or 4 for longword access. For word or longword access, the register value should be even.

(b) Register indirect with pre-decrement—@-ERn

The value 1, 2, or 4 is subtracted from an address register (ERn) specified by the register field in the instruction code, and the result becomes the address of a memory operand. The result is also stored in the address register. The value subtracted is 1 for byte access, 2 for word access, or 4 for longword access. For word or longword access, the register value should be even.

(5) Absolute Address—@aa:8, @aa:16, @aa:24, or @aa:32

The instruction code contains the absolute address of a memory operand. The absolute address may be 8 bits long (@aa:8), 16 bits long (@aa:16), 24 bits long (@aa:24), or 32 bits long (@aa:32).

To access data, the absolute address should be 8 bits (@aa:8), 16 bits (@aa:16), or 32 bits (@aa:32) long. For an 8-bit absolute address, the upper 24 bits are all assumed to be 1 (H'FFFF). For a 16-bit absolute address the upper 16 bits are a sign extension. A 32-bit absolute address can access the entire address space.

A 24-bit absolute address (@aa:24) indicates the address of a program instruction. The upper 8 bits are all assumed to be 0 (H'00).

Table 2.12 indicates the accessible absolute address ranges.

Table 2.12 Absolute Address Access Ranges

Absolute Address		Normal Mode	Advanced Mode
Data address	8 bits (@aa:8)	H'FF00 to H'FFFF	H'FFFF00 to H'FFFFFF
	16 bits (@aa:16)	H'0000 to H'FFFF	H'000000 to H'007FFF, H'FF8000 to H'FFFFFF
	32 bits (@aa:32)		H'000000 to H'FFFFFF
Program instruction address	24 bits (@aa:24)		

(6) Immediate—#xx:8, #xx:16, or #xx:32

The instruction contains 8-bit (#xx:8), 16-bit (#xx:16), or 32-bit (#xx:32) immediate data as an operand.

The ADDS, SUBS, INC, and DEC instructions contain immediate data implicitly. Some bit manipulation instructions contain 3-bit immediate data in the instruction code, specifying a bit number. The TRAPA instruction contains 2-bit immediate data in its instruction code, specifying a vector address.

(7) Program-Counter Relative—@(d:8, PC) or @(d:16, PC)

This mode is used in the Bcc and BSR instructions. An 8-bit or 16-bit displacement contained in the instruction is sign-extended and added to the 24-bit PC contents to generate a branch address. Only the lower 24 bits of this branch address are valid; the upper 8 bits are all assumed to be 0 (H'00). The PC value to which the displacement is added is the address of the first byte of the next instruction, so the possible branching range is -126 to +128 bytes (-63 to +64 words) or -32766 to +32768 bytes (-16383 to +16384 words) from the branch instruction. The resulting value should be an even number.

(8) Memory Indirect—@@aa:8

This mode can be used by the JMP and JSR instructions. The instruction code contains an 8-bit absolute address specifying a memory operand. This memory operand contains a branch address. The upper bits of the absolute address are all assumed to be 0, so the address range is 0 to 255 (H'0000 to H'00FF in normal mode, H'000000 to H'0000FF in advanced mode). In normal mode the memory operand is a word operand and the branch address is 16 bits long. In advanced mode the memory operand is a longword operand, the first byte of which is assumed to be all 0 (H'00).

Note that the first part of the address range is also the exception vector area. For further details, see section 5, Exception Handling.




Figure 2.14 Branch Address Specification in Memory Indirect Mode

If an odd address is specified in word or longword memory access, or as a branch address, the least significant bit is regarded as 0, causing data to be accessed or an instruction code to be fetched at the address preceding the specified address. (For further information, see section 2.5.2, Memory Data Formats.)

2.7.2 Effective Address Calculation

Table 2.13 indicates how effective addresses are calculated in each addressing mode.

In normal mode the upper 8 bits of the effective address are ignored in order to generate a 16-bit address.

Table 2.13 Effective Address Calculation

No.	Addressing Mode and Instruction Format	Effective Address Calculation	Effective Address (EA)											
1	Register direct (Rn) <table border="1"><tr><td>op</td><td>rm</td><td>rn</td></tr></table>	op	rm	rn		Operand is general register contents								
op	rm	rn												
2	Register indirect (@ERn) <table border="1"><tr><td>op</td><td>r</td><td></td></tr></table>	op	r											
op	r													
3	Register indirect with displacement @(d:16, ERn) or @(d:32, ERn) <table border="1"><tr><td>op</td><td>r</td><td></td><td>disp</td></tr></table>	op	r		disp									
op	r		disp											
4	Register indirect with post-increment or pre-decrement Register indirect with post-increment @ERn+ <table border="1"><tr><td>op</td><td>r</td><td></td></tr></table>	op	r											
op	r													
	Register indirect with pre-decrement @-ERn <table border="1"><tr><td>op</td><td>r</td><td></td></tr></table>	op	r		<table border="1"><thead><tr><th>Operand Size</th><th>Value Added</th></tr></thead><tbody><tr><td>Byte</td><td>1</td></tr><tr><td>Word</td><td>2</td></tr><tr><td>Longword</td><td>4</td></tr></tbody></table>	Operand Size	Value Added	Byte	1	Word	2	Longword	4	
op	r													
Operand Size	Value Added													
Byte	1													
Word	2													
Longword	4													

No.	Addressing Mode and Instruction Format	Effective Address Calculation	Effective Address (EA)																					
5	Absolute address																							
	@aa:8																							
	<table><tr><td>op</td><td>abs</td></tr></table>	op	abs		<table><tr><td>31</td><td>24</td><td>23</td><td>8</td><td>7</td><td>0</td></tr><tr><td colspan="2">Don't care</td><td colspan="3">H'FFFF</td><td></td></tr></table>	31	24	23	8	7	0	Don't care		H'FFFF										
op	abs																							
31	24	23	8	7	0																			
Don't care		H'FFFF																						
			↑																					
	@aa:16																							
	<table><tr><td>op</td><td>abs</td></tr></table>	op	abs		<table><tr><td>31</td><td>24</td><td>23</td><td>16</td><td>15</td><td>0</td></tr><tr><td colspan="2">Don't care</td><td colspan="2">Sign extension</td><td colspan="2"></td></tr></table>	31	24	23	16	15	0	Don't care		Sign extension										
op	abs																							
31	24	23	16	15	0																			
Don't care		Sign extension																						
			↑																					
	@aa:24																							
	<table><tr><td>op</td><td>abs</td></tr></table>	op	abs		<table><tr><td>31</td><td>24</td><td>23</td><td colspan="3">0</td></tr><tr><td colspan="2">Don't care</td><td colspan="4"></td></tr></table>	31	24	23	0			Don't care												
op	abs																							
31	24	23	0																					
Don't care																								
			↑																					
	@aa:32																							
	<table><tr><td>op</td><td colspan="2">abs</td></tr></table>	op	abs			<table><tr><td>31</td><td>24</td><td>23</td><td colspan="3">0</td></tr><tr><td colspan="2">Don't care</td><td colspan="4"></td></tr></table>	31	24	23	0			Don't care											
op	abs																							
31	24	23	0																					
Don't care																								
			↑																					
6	Immediate #xx:8/#xx:16/#xx:32		Operand is immediate data																					
	<table><tr><td>op</td><td>IMM</td></tr></table>	op	IMM																					
op	IMM																							
7	Program-counter relative																							
	@(d:8, PC)/@(d:16, PC)																							
	<table><tr><td>op</td><td>disp</td></tr></table>	op	disp	<table><tr><td>23</td><td>0</td></tr><tr><td colspan="2">PC contents</td></tr></table> <table><tr><td>23</td><td>0</td></tr><tr><td>Sign extension</td><td>disp</td></tr></table> <table><tr><td>31</td><td>24</td><td>23</td><td colspan="3">0</td></tr><tr><td colspan="2">Don't care</td><td colspan="4"></td></tr></table>	23	0	PC contents		23	0	Sign extension	disp	31	24	23	0			Don't care					
op	disp																							
23	0																							
PC contents																								
23	0																							
Sign extension	disp																							
31	24	23	0																					
Don't care																								
		Diagram showing PC contents (23 bits) and displacement (disp, 0 bits) being added to calculate the effective address (EA). The displacement is sign-extended and added to the PC contents to produce the EA (31 bits).																						

No.	Addressing Mode and Instruction Format	Effective Address Calculation	Effective Address (EA)
8	Memory indirect @@aa:8		
	Normal mode	Diagram illustrating the Normal mode for Memory indirect addressing. The instruction format shows the operation code (op) and the absolute address field (abs). The absolute address field points to a register containing the value H'000000 and the absolute address field (abs). This register points to a memory location (Memory contents). The memory location points to the effective address (EA) register. The effective address register is divided into three parts: Don't care (bits 31-24), H'00 (bits 23-16), and an empty field (bits 15-0).	
	Advanced mode	Diagram illustrating the Advanced mode for Memory indirect addressing. The instruction format shows the operation code (op) and the absolute address field (abs). The absolute address field points to a register containing the value H'000000 and the absolute address field (abs). This register points to a memory location (Memory contents). The memory location points to the effective address (EA) register. The effective address register is divided into two parts: Don't care (bits 31-24) and an empty field (bits 23-0).	

2.8 Processing States

2.8.1 Overview

The CPU has four main processing states: the reset state, exception-handling state, program execution state, and power-down state. Figure 2.15 shows a diagram of the processing states. Figure 2.16 indicates the state transitions.




Figure 2.15 Processing States




Figure 2.16 State Transitions

2.8.2 Reset State

When the $\overline{\text{RES}}$ input goes low all current processing stops and the CPU enters the reset state. All interrupts are disabled in the reset state. Reset exception handling starts when the $\overline{\text{RES}}$ signal changes from low to high.

The reset state can also be entered by a watchdog timer overflow. For details, see section 17, Watchdog Timer.

2.8.3 Exception-Handling State

The exception-handling state is a transient state that occurs when the CPU alters the normal processing flow due to a reset, interrupt, or trap instruction. The CPU fetches a start address (vector) from the exception vector table and branches to that address.

(1) Types of Exception Handling and Their Priority

Exception handling is performed for resets, interrupts, and trap instructions. Table 2.14 indicates the types of exception handling and their priority. Trap instruction exception handling is always accepted in the program execution state.

Exception handling and the stack structure depend on the interrupt control mode set in SYSCR.

Table 2.14 Exception Handling Types and Priority

Priority	Type of Exception	Detection Timing	Start of Exception Handling
 High	Reset	Synchronized with clock	Exception handling starts immediately after a low-to-high transition at the RES pin, or when the watchdog timer overflows
	Interrupt	End of instruction execution or end of exception-handling sequence ^{*1}	When an interrupt is requested, exception handling starts at the end of the current instruction or current exception-handling sequence
	Trap instruction	When TRAPA instruction is executed	Exception handling starts when a trap (TRAPA) instruction is executed ^{*2}
Low			

Notes: 1. Interrupts are not detected at the end of the ANDC, ORC, XORC, and LDC instructions, or immediately after reset exception handling.

2. Trap instruction exception handling is always accepted in the program execution state.

(2) Reset Exception Handling

After the $\overline{\text{RES}}$ pin has gone low and the reset state has been entered, when $\overline{\text{RES}}$ goes high again, reset exception handling starts. When reset exception handling starts the CPU fetches a start address (vector) from the exception vector table and starts program execution from that address. All interrupts, including NMI, are disabled during reset exception handling and after it ends.

(3) Interrupt Exception Handling and Trap Instruction Exception Handling

When interrupt or trap-instruction exception handling begins, the CPU references the stack pointer (ER7) and pushes the program counter and other control registers onto the stack. Next, the CPU alters the settings of the interrupt mask bits in the control registers. Then the CPU fetches a start address (vector) from the exception vector table and program execution starts from that start address.

Figure 2.17 shows the stack after exception handling ends.




Figure 2.17 Stack Structure after Exception Handling (Examples)

2.8.4 Program Execution State

In this state the CPU executes program instructions in sequence.

2.8.5 Power-Down State

The power-down state includes both modes in which the CPU stops operating and modes in which the CPU does not stop. There are five modes in which the CPU stops operating: sleep mode, standby mode, subsleep mode, and watch mode. There are also three other power-down modes: medium-speed mode, module stop mode, and subactive mode. In medium-speed mode, the CPU operates on a medium-speed clock. Module stop mode permits halting of the operation of individual modules, other than the CPU. Subactive mode, subsleep mode, and watch mode are power-down modes that use subclock input. For details, see section 4, Power-Down State.

(1) Sleep Mode

A transition to sleep mode is made if the SLEEP instruction is executed while the software standby bit (SSBY) in the standby control register (SBYCR) and the LSON bit in the low-power control register (LPWRCR) are both cleared to 0. In sleep mode, CPU operations stop immediately after execution of the SLEEP instruction. The contents of CPU registers are retained.

(2) Standby Mode

A transition to standby mode is made if the SLEEP instruction is executed while the SSBY bit in SBYCR is set to 1 and the LSON bit in LPWRCR and the TMA3 bit in the TMA (timer A) are both cleared to 0. In standby mode, the CPU and clock halt and all MCU operations stop. As long as a specified voltage is supplied, the contents of CPU registers and on-chip RAM are retained.

2.9 Basic Timing

2.9.1 Overview

The CPU is driven by a system clock, denoted by the symbol ϕ . The period from one rising edge of ϕ to the next is referred to as a “state.” The memory cycle or bus cycle consists of one or two states. Different methods are used to access on-chip memory and on-chip supporting modules.

2.9.2 On-Chip Memory (ROM, RAM)

On-chip memory is accessed in one state. The data bus is 16 bits wide, permitting both byte and word transfer instruction. Figure 2.18 shows the on-chip memory access cycle.




Figure 2.18 On-Chip Memory Access Cycle

2.9.3 On-Chip Supporting Module Access Timing

The on-chip supporting modules are accessed in two states. The data bus is either 8 bits or 16 bits wide, depending on the particular internal I/O register being accessed. Figure 2.19 shows the access timing for the on-chip supporting modules.




Figure 2.19 On-Chip Supporting Module Access Cycle

Section 3 MCU Operating Modes

3.1 Overview

3.1.1 Operating Mode Selection

This LSI has one operating mode (mode 1). This mode is selected depending on settings of the mode pin (MD0).

Table 3.1 lists the MCU operating modes.

Table 3.1 MCU Operating Mode Selection

MCU Operating Mode	MD0	CPU Operating Mode	Description
0	0	—	—
1	1	Advanced	Single-chip mode

The CPU's architecture allows for 4 Gbytes of address space, but this LSI actually accesses a maximum of 16 Mbytes.

Mode 1 operation starts in single-chip mode after reset release.

This LSI can only be used in mode 1. This means that the mode pins must be set at mode 1. Do not changes the inputs at the mode pins during operation.

3.1.2 Register Configuration

This LSI has a mode control register (MDCR) that indicates the inputs at the mode pin (MD0) and a system control register (SYSCR) and that controls the operation of this LSI. Table 3.2 summarizes these registers.

Table 3.2 MCU Registers

Name	Abbreviation	R/W	Initial Value	Address*
Mode control register	MDCR	R	Undetermined	H'FFE9
System control register	SYSCR	R/W	H'09	H'FFE8

Note: * Lower 16 bits of the address.

3.2 Register Descriptions

3.2.1 Mode Control Register (MDCR)

Bit :	7	6	5	4	3	2	1	0
	—	—	—	—	—	—	—	MDS0
Initial value :	0	0	0	0	0	0	0	—*
R/W :	—	—	—	—	—	—	—	R

Note: * Determined by MD0 pin

MDCR is an 8-bit read-only register monitors the current operating mode of this LSI.

Bit 7 to 1: Reserved.

These bits cannot be modified and are always read as 0.

Bit 0: Mode Select 0 (MDS0)

This bit indicates the value which reflects the input levels at mode pin (MD0) (the current operating mode). Bit MDS0 corresponds to MD0 pin. They are read-only bits—they cannot be written to. The mode pin (MD0) input levels are latched into these bits when MDCR is read.

3.2.2 System Control Register (SYSCR)

Bit :	7	6	5	4	3	2	1	0
	—	—	INTM1	INTM0	XRST	—	—	—
Initial value :	0	0	0	0	1	0	0	1
R/W :	—	—	R	R/W	R	—	—	—

Bits 7 and 6—Reserved: These bits cannot be modified and are always read as 0.

Bits 5 and 4—Interrupt control modes 1 and 0 (INTM1, INTM0)

These bits are for selecting the interrupt control mode of the interrupt controller. For details of the interrupt control modes, see section 6.4.1, Interrupt Control Modes and Interrupt Operation.

Bit 5	Bit 4	Interrupt Control Mode	Description
INTM1	INTM0		
0	0	0	Interrupt is controlled by bit I (Initial value)
	1	1	Interrupt is controlled by bits I and UI, and ICR
1	0	—	Cannot be used in this LSI
	1	—	Cannot be used in this LSI

Bit 3—External Reset (XRST): Indicates the reset source. When the watchdog timer is used, a reset can be generated by watchdog timer overflow as well as by external reset input. XRST is a read-only bit. It is set to 1 by an external reset and cleared to 0 by watchdog timer overflow.

Bit 3

XRST	Description
0	A reset is generated by watchdog timer overflow
1	A reset is generated by an external reset (Initial value)

Bits 2 and 1—Reserved: These bits cannot be modified and are always read as 0.

Bit 0—Reserved: This bit is always read as 1.

3.3 Operating Mode (Mode 1)

The CPU can access a 16 Mbyte address space in advanced mode.

3.4 Address Map in Each Operating Mode




Figure 3.1 Address Map (1)




Figure 3.2 Address Map (2)

Section 4 Power-Down State

4.1 Overview

In addition to the normal program execution state, this LSI has a power-down state in which operation of the CPU and oscillator is halted and power dissipation is reduced. Low-power operation can be achieved by individually controlling the CPU, on-chip supporting modules, and so on.

This LSI operating modes are as follows:

1. High-speed mode
2. Medium-speed mode
3. Sub-active mode
4. Sleep mode
5. Sub-sleep mode
6. Watch mode
7. Module stop mode
8. Standby mode

Of these, 2 to 8 are power-down modes. Certain combinations of these modes can be set.

After a reset, the MCU is in high-speed mode.

Table 4.1 shows the internal chip states in each mode, and table 4.2 shows the conditions for transition to the various modes. Figure 4.1 shows a mode transition diagram.

Table 4.1 H8S/2199 Series Internal States in Each Mode

Function		High-Speed	Medium-Speed	Sleep	Module Stop	Watch	Sub-active	Sub-sleep	Standby
System clock		Functioning	Functioning	Functioning	Functioning	Halted	Halted	Halted	Halted
Subclock pulse generator		Functioning	Functioning	Functioning	Functioning	Functioning	Functioning	Functioning	Functioning
CPU operation	Instructions	Functioning	Medium-speed	Halted	Functioning	Halted	Subclock operation	Halted	Halted
	Registers			Retained		Retained		Retained	Retained
External interrupts	IRQ0	Functioning	Functioning	Functioning	Functioning	Functioning	Functioning	Functioning	Functioning
	IRQ1								
	IRQ2					Halted	Halted	Functioning	Halted
	IRQ3								
	IRQ4								
	IRQ5								
On-chip supporting module operation	I/O	Functioning	Functioning	Retained	Functioning	Halted	Functioning	Retained	Halted
	Timer A	Functioning	Functioning	Functioning	Functioning /halted (retained)	Subclock operation	Subclock operation	Subclock operation	Halted (retained)
	Timer B	Functioning	Functioning	Functioning	Functioning /halted (retained)	Halted (retained)	Halted (retained)	Halted (retained)	Halted (retained)
	Timer J								
	Timer L								
	Timer R				Functioning /halted (reset)	Halted (reset)	Halted (reset)	Halted (reset)	Halted (reset)
	Timer X1								
	Watchdog timer	Functioning	Functioning	Functioning	Functioning	Halted (retained)	Halted (retained)	Halted (retained)	Halted (retained)
	8-bit PWM	Functioning	Functioning	Functioning	Functioning /halted (retained)	Halted (retained)	Halted (retained)	Halted (retained)	Halted (retained)
	12-bit PWM* ²								
	14-bit PWM								
	PSU	Functioning	Functioning	Functioning	Functioning /halted	Subclock operation	Subclock operation	Subclock operation	Halted
	SCI1	Functioning	Functioning	Functioning	Functioning /halted* ¹	Halted* ¹	Halted* ¹	Halted* ¹	Halted* ¹
	IIC				Functioning /halted (retained)	Halted (retained)	Halted (retained)	Halted (retained)	Halted (retained)
	A/D				Functioning /halted (reset)	Halted (reset)	Halted (reset)	Halted (reset)	Halted (reset)
	Servo	Functioning	Functioning	Halted (reset)	Functioning /halted (reset)	Halted (reset)	Halted (reset)	Halted (reset)	Halted (reset)
	Sync separator	Functioning	Functioning	Halted (retained)	Functioning /halted (retained)	Halted (retained)	Halted (retained)	Halted (retained)	Halted (retained)
	Data slicer	Functioning	Functioning	Halted (reset)	Functioning /halted (reset)	Halted (reset)	Halted (reset)	Halted (reset)	Halted (reset)
	OSD								

- Notes: 1. "Halted (retained)" means that internal register values are retained. The internal state is "operation suspended."
2. "Halted (reset)" means that internal register values and internal states are initialized.
3. In module stop mode, only modules for which a stop setting has been made are halted (reset or retained).

4. In the power-down mode, the analog section of the servo circuits are not turned off, therefore Vcc (Servo) current does not go low. When power-down is needed, externally shut down the analog system power.
- *1 The SCI1 status differs from the internal register. For details, refer to section 22, Serial Communication Interface 1.
- *2 The state of the 12-bit PWM is the same as that of the servo circuit.




Figure 4.1 Mode Transitions

Table 4.2 Power-Down Mode Transition Conditions

State before Transition	Control Bit States at Time of Transition				State after Transition by SLEEP Instruction	State after Return by Interrupt
	SSBY	TMA3	LS0N	DT0N		
High-speed/ medium-speed	0	*	0	*	Sleep	High-speed/ medium-speed ^{*1}
	0	*	1	*	—	—
	1	0	0	*	Standby	High-speed/ medium-speed ^{*1}
	1	0	1	*	—	—
	1	1	0	0	Watch	High-speed/ medium-speed ^{*1}
	1	1	1	0	Watch	Subactive
	1	1	0	1	—	—
	1	1	1	1	Subactive	—
Subactive	0	0	*	*	—	—
	0	1	0	*	—	—
	0	1	1	*	Subsleep	Subactive
	1	0	*	*	—	—
	1	1	0	0	Watch	High-speed/ medium-speed ^{*2}
	1	1	1	0	Watch	Subactive
	1	1	0	1	High-speed/ medium-speed ^{*2}	—
	1	1	1	1	—	—

Notes: * Don't care

—: Do not set.

1. Returns to the state before transition.

2. Mode varies depending on the state of SCK1 to SCK0.

4.1.1 Register Configuration

The power-down state is controlled by the SBYCR, LPWRCR, TMA (Timer A), and MSTPCR registers. Table 4.3 summarizes these registers.

Table 4.3 Power-Down State Registers

Name	Abbreviation	R/W	Initial Value	Address*
Standby control register	SBYCR	R/W	H'00	H'FFEA
Low-power control register	LPWRCR	R/W	H'00	H'FFEB
Module stop control register	MSTPCRH	R/W	H'FF	H'FFEC
	MSTPCRL	R/W	H'FF	H'FFED
Timer mode register A	TMA	R/W	H'30	H'FFBA

Note: * Lower 16 bits of the address.

4.2 Register Descriptions

4.2.1 Standby Control Register (SBYCR)

Bit :	7	6	5	4	3	2	1	0
	SSBY	STS2	STS1	STS0	—	—	SCK1	SCK0
Initial value :	0	0	0	0	0	0	0	0
R/W :	R/W	R/W	R/W	R/W	—	—	R/W	R/W

SBYCR is an 8-bit readable/writable register that performs power-down mode control.
SBYCR is initialized to H'00 by a reset.

Bit 7—Software Standby (SSBY): Determines the operating mode, in combination with other control bits, when a power-down mode transition is made by executing a SLEEP instruction. The SSBY setting is not changed by a mode transition due to an interrupt, etc.

Bit 7

SSBY	Description
0	Transition to sleep mode after execution of SLEEP instruction in high-speed mode or medium-speed mode Transition to subsleep mode after execution of SLEEP instruction in subactive mode (Initial value)
1	Transition to standby mode, subactive mode, or watch mode after execution of SLEEP instruction in high-speed mode or medium-speed mode Transition to watch mode or high-speed mode after execution of SLEEP instruction in subactive mode

Bits 6 to 4—Standby Timer Select 2 to 0 (STS2 to STS0): These bits select the time the MCU waits for the clock to stabilize when standby mode, watch mode, or subactive mode is cleared and a transition is made to high-speed mode or medium-speed mode by means of a specific interrupt or instruction. With crystal oscillation, see table 4.5 and make a selection according to the operating frequency so that the standby time is at least 10 ms (the oscillation settling time).

Bit 6	Bit 5	Bit 4	Description
STS2	STS1	STS0	
0	0	0	Standby time = 8192 states
0	0	1	Standby time = 16384 states
0	1	0	Standby time = 32768 states
0	1	1	Standby time = 65536 states
1	0	0	Standby time = 131072 states
1	0	1	Standby time = 262144 states
1	1	*	Reserved

Note: * Don't care

Bits 3 and 2—Reserved: These bits cannot be modified and are always read as 0.

Bits 1 and 0—System Clock Select 1, 0 (SCK1, SCK0): These bits select the CPU clock for the bus master in high-speed mode and medium-speed mode.

Bit 1	Bit 2	Description
SCK1	SCK0	
0	0	Bus master is in high-speed mode (Initial value)
0	1	Medium-speed clock is $\phi/16$
1	0	Medium-speed clock is $\phi/32$
1	1	Medium-speed clock is $\phi/64$

4.2.2 Low-Power Control Register (LPWRCR)

Bit :	7	6	5	4	3	2	1	0
	DTON	LSON	NESEL	—	—	—	SA1	SA0
Initial value :	0	0	0	0	0	0	0	0
R/W :	R/W	R/W	R/W	—	—	—	R/W	R/W

LPWRCR is an 8-bit readable/writable register that performs power-down mode control.
LPWRCR is initialized to H'00 by a reset.

Bit 7—Direct-Transfer on Flag (DTON): Specifies whether a direct transition is made between high-speed mode, medium-speed mode, and subactive mode when making a power-down transition by executing a SLEEP instruction. The operating mode to which the transition is made after SLEEP instruction execution is determined by a combination of other control bits.

Bit 7

DTON	Description
0	- When a SLEEP instruction is executed in high-speed mode or medium-speed mode, a transition is made to sleep mode, standby mode, or watch mode - When a SLEEP instruction is executed in subactive mode, a transition is made to subsleep mode or watch mode (Initial value)
1	- When a SLEEP instruction is executed in high-speed mode or medium-speed mode, transition is made directly to subactive mode, or a transition is made to sleep mode or standby mode - When a SLEEP instruction is executed in subactive mode, a transition is made directly to high-speed mode, or a transition is made to subsleep mode

Bit 6—Low-Speed on Flag (LSON): Determines the operating mode in combination with other control bits when making a power-down transition by executing a SLEEP instruction. Also controls whether a transition is made to high-speed mode or to subactive mode when watch mode is cleared.

Bit 6

LSON	Description
0	- When a SLEEP instruction is executed in high-speed mode or medium-speed mode, transition is made to sleep mode, standby mode, or watch mode - When a SLEEP instruction is executed in subactive mode, a transition is made to watch mode, or directly to high-speed mode - After watch mode is cleared, a transition is made to high-speed mode (Initial value)
1	- When a SLEEP instruction is executed in high-speed mode a transition is made to watch mode, subactive mode, sleep mode or standby mode - When a SLEEP instruction is executed in subactive mode, a transition is made to subsleep mode or watch mode - After watch mode is cleared, a transition is made to subactive mode

Bit 5—Noise Elimination Sampling Frequency Select (NESEL): Selects the frequency at which the subclock (ϕ_w) generated by the subclock pulse generator is sampled with the clock (ϕ) generated by the system clock oscillator. When $\phi = 5$ MHz or higher, clear this bit to 0.

Bit 5

NESEL	Description
0	Sampling at ϕ divided by 16
1	Sampling at ϕ divided by 4

Bits 4 to 2—Reserved: These bits cannot be modified and are always read as 0.

Bits 1 and 0—Subactive Mode Clock Select 1, 0 (SA1, SA0): These bits select the CPU operating clock in the subactive mode. These bits cannot be modified in the subactive mode.

Bit 1	Bit 0	Description
SA1	SA0	
0	0	Operating clock of CPU is $\phi_w/8$ (Initial value)
0	1	Operating clock of CPU is $\phi_w/4$
1	*	Operating clock of CPU is $\phi_w/2$

Note: * Don't care

4.2.3 **Timer Register A (TMA)**

Bit :	7	6	5	4	3	2	1	0
	TMAOV	TMAIE	—	—	TMA3	TMA2	TMA1	TMA0
Initial value :	0	0	1	1	0	0	0	0
R/W :	R/(W)*	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Note: * Only 0 can be written, to clear the flag.

The timer register A (TMA) controls timer A interrupts and selects input clock. Only bit 3 is explained here. For details of other bits, see section 11.2.1, Timer Mode Register A. TMA is a readable/writable register which is initialized to H'30 by a reset.


Bit 3—Clock Source, Prescaler Select (TMA3): Selects timer A clock source between PSS and PSW. It also controls transition operation to the power-down mode. The operation mode to which the MCU is transited after SLEEP instruction execution is determined by the combination with other control bits.

For details, see the description of clock select 2 to 0 in section 11.2.1, Timer Mode Register A.

Bit 3

TMA3	Description
0	• Timer A counts ϕ-based prescaler (PSS) divided clock pulses • When a SLEEP instruction is executed in high-speed mode or medium-speed mode, a transition is made to sleep mode or software standby mode (Initial value)
1	• Timer A counts ϕ_w-based prescaler (PSW) divided clock pulses • When a SLEEP instruction is executed in high-speed mode or medium-speed mode, a transition is made to sleep mode, watch mode, or subactive mode • When a SLEEP instruction is executed in subactive mode, a transition is made to subsleep mode, watch mode, or high-speed mode

4.2.4 Module Stop Control Register (MSTPCR)



MSTPCR comprises two 8-bit readable/writable registers that perform module stop mode control. MSTPCR is initialized to H'FFFF by a reset.

MSTPCRH and MSTPCRL Bits 7 to 0—Module Stop (MSTP 15 to MSTP 0): These bits specify module stop mode. See table 4.4 for the method of selecting on-chip supporting modules.

MSTPCRH, MSTPCRL
Bits 7 to 0

MSTP 15 to MSTP 0	Description
0	Module stop mode is cleared
1	Module stop mode is set (Initial value)

4.3 Medium-Speed Mode

When the SCK1 and SCK0 bits in SBYCR are set to 1 in high-speed mode, the operating mode changes to medium-speed mode at the end of the bus cycle. In medium-speed mode, the CPU operates on the operating clock ($\phi 16$, $\phi 32$ or $\phi 64$) specified by the SCK1 and SCK0 bits. The on-chip supporting modules other than the CPU always operate on the high-speed clock (ϕ).

In medium-speed mode, a bus access is executed in the specified number of states with respect to the bus master operating clock. For example, if $\phi 16$ is selected as the operating clock, on-chip memory is accessed in 16 states, and internal I/O registers in 32 states.

Medium-speed mode is cleared by clearing the both bits SCK1 and SCK0 to 0. A transition is made to high-speed mode and medium-speed mode is cleared at the end of the current bus cycle.

If a SLEEP instruction is executed when the SSBY bit in SBYCR and the LSON bit in LPWRCR are cleared to 0, a transition is made to sleep mode. When sleep mode is cleared by an interrupt, medium-speed mode is restored.

If a SLEEP instruction is executed when the SSBY bit in SBYCR is set to 1, and the LSON bit in LPWRCR and the TMA3 bit in TMA (Timer A) are both cleared to 0, a transition is made to software standby mode. When standby mode is cleared by an external interrupt, medium-speed mode is restored.

When the $\overline{\text{RES}}$ pin is driven low, a transition is made to the reset state, and medium-speed mode is cleared. The same applies in the case of a reset caused by overflow of the watchdog timer.

Figure 4.2 shows the timing for transition to and clearance of medium-speed mode.




Figure 4.2 Medium-Speed Mode Transition and Clearance Timing

4.4 Sleep Mode

4.4.1 Sleep Mode

If a SLEEP instruction is executed when the SSBY bit in SBYCR and the LSON bit in LPWRCR are both cleared to 0, the CPU will enter sleep mode. In sleep mode, CPU operation stops but the contents of the CPU's internal registers are retained. Other supporting modules (excluding some functions) do not stop.

4.4.2 Clearing Sleep Mode

Sleep mode is cleared by any interrupt, or with the $\overline{\text{RES}}$ pin.

Clearing with an Interrupt: When an interrupt request signal is input, sleep mode is cleared and interrupt exception handling is started. Sleep mode will not be cleared if interrupts are disabled, or if interrupts other than NMI have been masked by the CPU.

Clearing with the $\overline{\text{RES}}$ Pin: When the $\overline{\text{RES}}$ pin is driven low, the reset state is entered. When the $\overline{\text{RES}}$ pin is driven high after the prescribed reset input period, the CPU begins reset exception handling.

4.5 Module Stop Mode

4.5.1 Module Stop Mode

Module stop mode can be set for individual on-chip supporting modules.

When the corresponding MSTP bit in MSTPCR is set to 1, module operation stops at the end of the bus cycle and a transition is made to module stop mode. The CPU continues operating independently.

Table 4.4 shows MSTP bits and the on-chip supporting modules.

When the corresponding MSTP bit is cleared to 0, module stop mode is cleared and the module starts operating again at the end of the bus cycle. In module stop mode, the internal states of modules excluding some modules are retained.

After reset release, all modules are in module stop mode.

When an on-chip supporting module is in module stop mode, read/write access to its registers is disabled.

Table 4.4 MSTP Bits and Corresponding On-Chip Supporting Modules

Register	Bit	Module
MSTPCRH	MSTP15	Timer A
	MSTP14	Timer B
	MSTP13	Timer J
	MSTP12	Timer L
	MSTP11	Timer R
	MSTP10	Timer X1
	MSTP9	Sync separator
	MSTP8	Serial communication interface 1 (SCI1)
MSTPCRL	MSTP7	I ² C bus interface (IIC0)
	MSTP6	I ² C bus interface (IIC1)
	MSTP5	14-bit PWM
	MSTP4	8-bit PWM
	MSTP3	Data slicer
	MSTP2	A/D converter
	MSTP1	Servo circuit
	MSTP0	OSD

4.6 Standby Mode

4.6.1 Standby Mode

If a SLEEP instruction is executed when the SSBY bit in SBYCR is set to 1, the LSON bit in LPWRCR is cleared to 0, and the TMA3 bit in TMA (Timer A) is cleared to 0, standby mode will be entered. In this mode, the CPU, on-chip supporting modules, and oscillator (except for subclock oscillator) all stop. However, the contents of the CPU's internal registers and data in the on-chip RAM, as well as on-chip peripheral circuits (with some exceptions), are maintained in the current state. (Timer X1 and SCI1 are partially reset.) The I/O port, at this time, is caused to the high impedance state.

In this mode the oscillator stops, and therefore power dissipation is significantly reduced.

4.6.2 Clearing Standby Mode

Standby mode is cleared by an external interrupt (pin $\overline{\text{IRQ0}}$ to $\overline{\text{IRQ1}}$), or by means of the $\overline{\text{RES}}$ pin.

Clearing with an Interrupt: When an $\overline{\text{IRQ0}}$ to $\overline{\text{IRQ1}}$ interrupt request signal is input, clock oscillation starts, and after the elapse of the time set in bits STS2 to STS0 in SYSCR, stable clocks are supplied to the entire chip, standby mode is cleared, and interrupt exception handling is started.

Standby mode cannot be cleared with an $\overline{\text{IRQ0}}$ to $\overline{\text{IRQ1}}$ interrupt if the corresponding enable bit has been cleared to 0 or has been masked by the CPU.

Clearing with the $\overline{\text{RES}}$ Pin: When the $\overline{\text{RES}}$ pin is driven low, clock oscillation is started. At the same time as clock oscillation starts, clocks are supplied to the entire chip. Note that the $\overline{\text{RES}}$ pin must be held low until clock oscillation stabilizes. When the $\overline{\text{RES}}$ pin goes high, the CPU begins reset exception handling.

4.6.3 Setting Oscillation Settling Time after Clearing Standby Mode

Bits STS2 to STS0 in SBYCR should be set as described below.

Using a Crystal Oscillator: Set bits STS2 to STS0 so that the standby time is at least 10 ms (the oscillation settling time).

Table 4.5 shows the standby times for different operating frequencies and settings of bits STS2 to STS0.

Table 4.5 Oscillation Settling Time Settings

STS2	STS1	STS0	Standby Time	10 MHz	8 MHz	Unit
0	0	0	8192 states	0.8	1.0	ms
		1	16384 states	1.6	2.0	
	1	0	32768 states	3.3	4.1	
		1	65536 states	6.6	8.2	
1	0	0	131072 states	13.1 ^{*1}	16.4 ^{*1}	
		1	262144 states	26.2	32.8	
	1	*	Reserved	—	—	μs

Notes: * Don't care

1. Recommended time setting

Using an External Clock: Any value can be set.

4.7 Watch Mode

4.7.1 Watch Mode

If a SLEEP instruction is executed in high-speed mode, medium-speed mode or subactive mode when the SSBY in SBYCR is set to 1, the DTON bit in LPWRCR is cleared to 0, and the TMA3 bit in TMA (Timer A) is set to 1, the CPU will make a transition to watch mode.

In this mode, the CPU and all on-chip supporting modules except timer A stop. As long as the prescribed voltage is supplied, the contents of CPU registers, some on-chip supporting module registers, and on-chip RAM, are retained, and I/O ports are placed in the high-impedance state.

4.7.2 Clearing Watch Mode

Watch mode is cleared by an interrupt (Timer A interrupt, or pin $\overline{IRQ0}$ to $\overline{IRQ1}$), or by means of the $\overline{RES}$ pin.

Clearing with an Interrupt: When an interrupt request signal is input, watch mode is cleared and a transition is made to high-speed mode or medium-speed mode if the LSON bit in LPWRCR is cleared to 0, or to subactive mode if the LSON bit is set to 1. When making a transition to medium-speed mode, after the elapse of the time set in bits STS2 to STS0 in SBYCR, stable clocks are supplied to the entire chip, and interrupt exception handling is started.

Watch mode cannot be cleared with an $\overline{IRQ0}$ to $\overline{IRQ1}$ interrupt if the corresponding enable bit has been cleared to 0, or with an on-chip supporting module interrupt if acceptance of the relevant interrupt has been disabled by the interrupt enable register or masked by the CPU.

See section 4.6.3, Setting Oscillation Settling Time after Clearing Standby Mode, for the oscillation settling time setting when making a transition from watch mode to high-speed mode or medium-speed mode.

Clearing with the $\overline{RES}$ Pin: See (2) Clearing with the $\overline{RES}$ Pin in section 4.6.2, Clearing Standby Mode.

4.8 Subsleep Mode

4.8.1 Subsleep Mode

If a SLEEP instruction is executed in subactive mode when the SSBY in SBYCR is cleared to 0, the LSON bit in LPWRCR is set to 1, and the TMA3 bit in TMA (Timer A) is set to 1, the CPU will make a transition to subsleep mode.

In this mode, the CPU and all on-chip supporting modules other than Timer A stop. As long as the prescribed voltage is supplied, the contents of CPU registers, some on-chip supporting module registers, and on-chip RAM, are retained, and I/O ports are placed in the high-impedance state.

4.8.2 Clearing Subsleep Mode

Subsleep mode is cleared by an interrupt (Timer A interrupt, or pin $\overline{\text{IRQ0}}$ to $\overline{\text{IRQ5}}$), or by means of the $\overline{\text{RES}}$ pin.

Clearing with an Interrupt: When an interrupt request signal is input, subsleep mode is cleared and interrupt exception handling is started. Subsleep mode cannot be cleared with an $\overline{\text{IRQ0}}$ to $\overline{\text{IRQ5}}$ interrupt if the corresponding enable bit has been cleared to 0, or with an on-chip supporting module interrupt if acceptance of the relevant interrupt has been disabled by the interrupt enable register or masked by the CPU.

Clearing with the $\overline{\text{RES}}$ Pin: See (2) Clearing with the $\overline{\text{RES}}$ Pin in section 4.6.2, Clearing Standby Mode.

4.9 Subactive Mode

4.9.1 Subactive Mode

If a SLEEP instruction is executed in high-speed mode when the SSBY bit in SBYCR, the DTON bit in LPWRCR, and the TMA3 bit in TMA (timer A) are all set to 1, the CPU will make a transition to subactive mode. When an interrupt is generated in watch mode, if the LSON bit in LPWRCR is set to 1, a transition is made to subactive mode. When an interrupt is generated in subsleep mode, a transition is made to subactive mode.

In subactive mode, the CPU performs sequential program execution at low speed on the subclock. In this mode, all on-chip supporting modules other than timer A stop.

4.9.2 Clearing Subactive Mode

Subsleep mode is cleared by a SLEEP instruction, or by means of the $\overline{\text{RES}}$ pin.

Clearing with a SLEEP Instruction: When a SLEEP instruction is executed while the SSBY bit in SBYCR is set to 1, the DTON bit in LPWRCR is cleared to 0, and the TMA3 bit in TMA (timer A) is set to 1, subactive mode is cleared and a transition is made to watch mode. When a SLEEP instruction is executed while the SSBY bit in SBYCR is cleared to 0, the LSON bit in LPWRCR is set to 1, and the TMA3 bit in TMA (timer A) is set to 1, a transition is made to subsleep mode. When a SLEEP instruction is executed while the SSBY bit in SBYCR is set to 1, the DTON bit is set to 1 and the LSON bit is cleared to 0 in LPWRCR, and the TMA3 bit in TMA (timer A) is set to 1, a transition is made directly to high-speed or medium-speed mode.

For details of direct transition, see section 4.10, Direct Transition.

Clearing with the $\overline{\text{RES}}$ Pin: See (2) Clearing with the $\overline{\text{RES}}$ Pin in section 4.6.2, Clearing Standby Mode.

4.10 Direct Transition

4.10.1 Overview of Direct Transition

There are three operating modes in which the CPU executes programs: high-speed mode, medium-speed mode, and subactive mode. A transition between high-speed mode and subactive mode without halting the program* is called a direct transition. A direct transition can be carried out by setting the DTON bit in LPWRCR to 1 and executing a SLEEP instruction. After the transition, direct transition interrupt exception handling is started.

Direct Transition from High-Speed Mode to Subactive Mode: If a SLEEP instruction is executed in high-speed mode while the SSBY bit in SBYCR, the LSON bit and DTON bit in LPWRCR, and the TMA3 bit in TMA (Timer A) are all set to 1, a transition is made to subactive mode.

Direct Transition from Subactive Mode to High-Speed Mode/Medium-Speed Mode: If a SLEEP instruction is executed in subactive mode while the SSBY bit in SBYCR is set to 1, the LSON bit is cleared to 0 and the DTON bit is set to 1 in LPWRCR, and the TMA3 bit in TMA (timer A) is set to 1, after the elapse of the time set in bits STS2 to STS0 in SBYCR, a transition is made to directly to high-speed mode or medium-speed mode.

Note: * At the time of transition from subactive mode to high- or medium-speed mode, an oscillation stabilization wait time is generated.

Section 5 Exception Handling

5.1 Overview

5.1.1 Exception Handling Types and Priority

As table 5.1 indicates, exception handling may be caused by a reset, trap instruction, or interrupt. Exception handling is prioritized as shown in table 5.1. If two or more exceptions occur simultaneously, they are accepted and processed in order of priority. Trap instruction exceptions are accepted at all times in the program execution state.

Exception handling sources, the stack structure, and the operation of the CPU vary depending on the interrupt control mode set by the INTM0 and INTM1 bits in SYSCR.

Table 5.1 Exception Types and Priority

Priority	Exception Type	Start of Exception Handling
 High	Reset	Starts immediately after a low-to-high transition at the $\overline{\text{RES}}$ pin, or when the watchdog timer overflows
	Trace ^{*1}	Starts when execution of the current instruction or exception handling ends, if the trace (T) bit is set to 1
	Interrupt	Starts when execution of the current instruction or exception handling ends, if an interrupt request has been issued ^{*2}
	Direct transition	Started by a direct transition resulting from execution of a SLEEP instruction
	Trap instruction (TRAPA) ^{*3}	Started by execution of a trap instruction (TRAPA)
Low		

- Notes:
1. Traces are enabled only in interrupt control modes 2 and 3. (They cannot be used in this LSI.) Trace exception handling is not executed after execution of an RTE instruction.
 2. Interrupt detection is not performed on completion of ANDC, ORC, XORC, or LDC instruction execution, or on completion of reset exception handling.
 3. Trap instruction exception handling requests are accepted at all times in the program execution state.

5.1.2 **Exception Handling Operation**

Exceptions originate from various sources. Trap instructions and interrupts are handled as follows:

- 1. The program counter (PC) and condition-code register (CCR) are pushed onto the stack.
- 2. The interrupt mask bits are updated. The T bit is cleared to 0.
- 3. A vector address corresponding to the exception source is generated, and program execution starts from that address.

For a reset exception, steps 2 and 3 above are carried out.

5.1.3 **Exception Sources and Vector Table**

The exception sources are classified as shown in figure 5.1. Different vector addresses are assigned to different exception sources.

Table 5.2 lists the exception sources and their vector addresses.




Figure 5.1 Exception Sources

Table 5.2 Exception Vector Table

Exception Source		Vector Number	Vector Address ¹
Reset		0	H'0000 to H'0003
Reserved for system use		1	H'0004 to H'0007
		2	H'0008 to H'000B
		3	H'000C to H'000F
		4	H'0010 to H'0013
		5	H'0014 to H'0017
Direct transition		6	H'0018 to H'001B
External interrupt	NMI ²	7	H'001C to H'001F
Trap instruction (4 sources)		8	H'0020 to H'0023
		9	H'0024 to H'0027
		10	H'0028 to H'002B
		11	H'002C to H'002F
Reserved for system use		12	H'0030 to H'0033
		13	H'0034 to H'0037
		14	H'0038 to H'003B
		15	H'003C to H'003F
Address trap	#0	16	H'0040 to H'0043
	#1	17	H'0044 to H'0047
	#2	18	H'0048 to H'004B
Internal interrupt (IC)		19	H'004C to H'004F
Internal interrupt (HSW1)		20	H'0050 to H'0053
External interrupt	IRQ0	21	H'0054 to H'0057
	IRQ1	22	H'0058 to H'005B
	IRQ2	23	H'005C to H'005F
	IRQ3	24	H'0060 to H'0063
	IRQ4	25	H'0064 to H'0067
	IRQ5	26	H'0068 to H'006B
Internal interrupt ²		27	H'006C to H'006F
		...	...
		31	H'007C to H'007F
Reserved		32	H'0080 to H'0083
		...	...
		33	H'0084 to H'0087
Internal interrupt ³		34	H'0088 to H'008B
		...	...
		67	H'010C to H'010F

Notes: 1. Lower 16 bits of the address.

2. In this LSI, the watch dog timer generates NMIs.

3. For details on internal interrupt vectors, see section 6.3.3, Interrupt Exception Vector Table.

5.2 Reset

5.2.1 Overview

A reset has the highest exception priority. When the $\overline{\text{RES}}$ pin goes low, all processing halts and the LSI enters the reset state. A reset initializes the internal state of the CPU and the registers of on-chip supporting modules. Immediately after a reset, interrupt control mode 0 is set.

Reset exception handling begins when the $\overline{\text{RES}}$ pin changes from low to high.

The LSIs can also be reset by overflow of the watchdog timer. For details, see section 17, Watchdog Timer.

5.2.2 Reset Sequence

The LSI enters the reset state when the $\overline{\text{RES}}$ pin goes low.

To ensure that the chip is reset, hold the $\overline{\text{RES}}$ pin low during the oscillation stabilizing time of the clock oscillator when powering on. To reset the chip during operation, hold the $\overline{\text{RES}}$ pin low for at least 20 states. For pin states in a reset, see Appendix D, Port States in the Different Processing States.

When the $\overline{\text{RES}}$ pin goes high after being held low for the necessary time, the chip starts reset exception handling as follows:

1. The internal state of the CPU and the registers of the on-chip supporting modules are initialized, and the I bit is set to 1 in CCR.
2. The reset exception vector address is read and transferred to the PC, and program execution starts from the address indicated by the PC.

Figure 5.2 shows examples of the reset sequence.




Figure 5.2 Reset Sequence (Mode 1)

5.2.3 Interrupts after Reset

If an interrupt is accepted after a reset but before the stack pointer (SP) is initialized, the PC and CCR will not be saved correctly, leading to a program crash. To prevent this, all interrupt requests, including NMI, are disabled immediately after a reset. Since the first instruction of a program is always executed immediately after the reset state ends, make sure that this instruction initializes the stack pointer (example: `MOV.L #xx:32, SP`).

5.3 Interrupts

Interrupt exception handling can be requested by six external sources ($\overline{\text{IRQ5}}$ to $\overline{\text{IRQ0}}$) and internal sources in the on-chip supporting modules. Figure 5.3 shows the interrupt sources and the number of interrupts of each type.

The on-chip supporting modules that can request interrupts include the watchdog timer (WDT), prescaler unit (PSU), Timers A, B, J, L, R and X1 (TMR), serial communication interface (SCI), A/D converter (ADC), I²C bus interface (IIC), servo circuits, sync detection, data slicer, OSD, address trap, etc. Each interrupt source has a separate vector address.

NMI is the highest-priority interrupt. Interrupts are controlled by the interrupt controller. The interrupt controller has two interrupt control modes and can assign interrupts other than NMI to either three priority/mask levels to enable multiplexed interrupt control.

For details on interrupts, see section 6, Interrupt Controller.




Figure 5.3 Interrupt Sources and Number of Interrupts

5.4 Trap Instruction

Trap instruction exception handling starts when a TRAPA instruction is executed. Trap instruction exception handling can be executed at all times in the program execution state. The TRAPA instruction fetches a start address from a vector table entry corresponding to a vector number from 0 to 3, as specified in the instruction code.

Table 5.3 shows the status of CCR and EXR after execution of trap instruction exception handling.

Table 5.3 Status of CCR and EXR after Trap Instruction Exception Handling

Interrupt Control Mode	CCR		EXR*	
	I	UI	I2 to I0	T
0	1	—	—	—
1	1	1	—	—

Legend:

1: Set to 1

0: Cleared to 0

—: Retains value prior to execution.

*: Does not affect operation in this LSI.

5.5 Stack Status after Exception Handling

Figures 5.4 and 5.5 show the stack after completion of trap instruction exception handling and interrupt exception handling.




Figure 5.4 Stack Status after Exception Handling (Normal Mode)*

Note: * Normal mode is not available for this LSI.




Figure 5.5 Stack Status after Exception Handling (Advanced Mode)

5.6 Notes on Use of the Stack

When accessing word data or longword data, this chip assumes that the lowest address bit is 0. The stack should always be accessed by word transfer instruction or longword transfer instruction, and the value of the stack pointer (SP: ER7) should always be kept even.

Use the following instructions to save registers:

- PUSH.W Rn (or MOV.W Rn, @-SP)
- PUSH.L ERn (or MOV.L ERn, @-SP)

Use the following instructions to restore registers:

- POP.W Rn (or MOV.W @SP+, Rn)
- POP.L ERn (or MOV.L @SP+, ERn)

Setting SP to an odd value may lead to a malfunction. Figure 5.6 shows an example of what happens when the SP value is odd.




Figure 5.6 Operation when SP Value is Odd

Section 6 Interrupt Controller

6.1 Overview

6.1.1 Features

This LSI controls interrupts by means of an interrupt controller. The interrupt controller has the following features:

- Two Interrupt Control Modes
 - Either of two interrupt control modes can be set by means of the INTM1 and INTM0 bits in the system control register (SYSCR).
- Priorities Settable with ICR
 - An interrupt control register (ICR) is provided for setting interrupt priorities. Three priority levels can be set for each module for all interrupts except NMI.
- Independent Vector Addresses
 - All interrupt sources are assigned independent vector addresses, making it unnecessary for the source to be identified in the interrupt handling routine.
- Six External Interrupt Pins
 - NMI is the highest-priority interrupt, and is accepted at all times.
 - Falling edge, rising edge, or both edge detection can be selected for interrupt IRQ0.
 - Falling edge or rising edge can be individually selected for interrupts IRQ5 to IRQ1.

Note: * In this LSI, the watch dog timer generates NMIs.

6.1.2 Block Diagram

Figure 6.1 shows a block diagram of the interrupt controller.




Figure 6.1 Block Diagram of Interrupt Controller

6.1.3 Pin Configuration

Table 6.1 summarizes the pins of the interrupt controller.

Table 6.1 Interrupt Controller Pins

Name	Symbol	I/O	Function
External interrupt request 0	$\overline{\text{IRQ0}}$	Input	Maskable external interrupts; rising, falling, or both edges can be selected
External interrupt requests 1 to 5	$\overline{\text{IRQ1}}$ to $\overline{\text{IRQ5}}$	Input	Maskable external interrupts: rising, or falling edges can be selected

6.1.4 Register Configuration

Table 6.2 summarizes the registers of the interrupt controller.

Table 6.2 Interrupt Controller Registers

Name	Abbreviation	R/W	Initial Value	Address ^{*1}
System control register	SYSCR	R/W	H'00	H'FFE8
IRQ edge select register	IEGR	R/W	H'00	H'FFF0
IRQ enable register	IENR	R/W	H'00	H'FFF1
IRQ status register	IRQR	R/ (W) ^{*2}	H'00	H'FFF2
Interrupt control register A	ICRA	R/W	H'00	H'FFF3
Interrupt control register B	ICRB	R/W	H'00	H'FFF4
Interrupt control register C	ICRC	R/W	H'00	H'FFF5
Interrupt control register D	ICRD	R/W	H'00	H'FFF6
Port mode register 1	PMR1	R/W	H'00	H'FFCE

Notes: 1. Lower 16 bits of the address.

2. Only 0 can be written, for flag clearing.

6.2 Register Descriptions

6.2.1 System Control Register (SYSCR)

Bit :	7	6	5	4	3	2	1	0
	—	—	INTM1	INTM0	XRST	—	—	—
Initial value :	0	0	0	0	1	0	0	0
R/W :	—	—	R	R/W	R	—	—	—

SYSCR is an 8-bit readable register that selects the interrupt control mode.

Only bits 5, 4, 2 and 1 are described here; for details on the other bits, see section 3.2.2, System Control Register (SYSCR).

SYSCR is initialized to H'08 by a reset.

Bits 5 and 4—Interrupt Control Mode (INTM1, INTM0): These bits select one of two interrupt control modes for the interrupt controller. The INTM1 bit must not be set to 1.

Bit 5	Bit 4	Interrupt Control	
INTM1	INTM0	Mode	Description
0	0	0	Interrupts are controlled by I bit (Initial value)
	1	1	Interrupts are controlled by I and UI bits and ICR
1	0	—	Cannot be used in this LSI
	1	—	Cannot be used in this LSI

6.2.2 Interrupt Control Registers A to D (ICRA to ICRD)

Bit :	7	6	5	4	3	2	1	0
	ICR7	ICR6	ICR5	ICR4	ICR3	ICR2	ICR1	ICR0
Initial value :	0	0	0	0	0	0	0	0
R/W :	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

The ICR registers are four 8-bit readable/writable registers that set the interrupt control level for interrupts other than NMI.

The correspondence between ICR settings and interrupt sources is shown in table 6.3.

The ICR registers are initialized to H'00 by a reset.

Bits 7 to 0—Interrupt Control Level (ICR7 to ICR0): Set the control level for the corresponding interrupt source.

Bit n	
ICRn	Description
0	Corresponding interrupt source is control level 0 (non-priority) (Initial value)
1	Corresponding interrupt source is control level 1 (priority)
(n = 7 to 0)	

Table 6.3 Correspondence between Interrupt Sources and ICR Settings

ICRA	ICRA7	ICRA6	ICRA5	ICRA4	ICRA3	ICRA2	ICRA1	ICRA0
	Reserved	Input capture	HSW1	IRQ0	IRQ1	IRQ2 IRQ3	IRQ4 IRQ5	Sync separator, OSD
ICRB	ICRB7	ICRB6	ICRB5	ICRB4	ICRB3	ICRB2	ICRB1	ICRB0
	Data slicer	Sync separator	Servo (drum, capstan latch)	Timer A	Timer B	Timer J	Timer R	Timer L
ICRC	ICRC7	ICRC6	ICRC5	ICRC4	ICRC3	ICRC2	ICRC1	ICRC0
	Timer X1	Synchronized detection	Watchdog timer	Servo	IIC	SCI1 (UART)	IIC0	A/D
ICRD	ICRD7	ICRD6	ICRD5	ICRD4	ICRD3	ICRD2	ICRD1	ICRD0
	HSW2	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved

6.2.3 **IRQ Enable Register (IENR)**

Bit :	7	6	5	4	3	2	1	0
	—	—	IRQ5E	IRQ4E	IRQ3E	IRQ2E	IRQ1E	IRQ0E
Initial value :	0	0	0	0	0	0	0	0
R/W :	—	—	R/W	R/W	R/W	R/W	R/W	R/W

IENR is an 8-bit readable/writable register that controls enabling and disabling of interrupt requests IRQ5 to IRQ0.

IENR is initialized to H'00 by a reset.

Bits 7 and 6—Reserved: These bits are always read as 0. Do not write 1 to them.

Bits 5 to 0—IRQ5 to IRQ0 Enable (IRQ5E to IRQ0E): These bits select whether IRQ5 to IRQ0 are enabled or disabled.

Bit n

IRQnE	Description
0	$\overline{\text{IRQn}}$ interrupt disabled (Initial value)
1	$\overline{\text{IRQn}}$ interrupt enabled

(n = 5 to 0)

6.2.4 IRQ Edge Select Registers (IEGR)

Bit :	7	6	5	4	3	2	1	0
	—	IRQ5EG	IRQ4EG	IRQ3EG	IRQ2EG	IRQ1EG	IRQ0EG1	IRQ0EG0
Initial value :	0	0	0	0	0	0	0	0
R/W :	—	R/W	R/W	R/W	R/W	R/W	R/W	R/W

IEGR is an 8-bit readable/writable register that selects detected edge of the input at pins $\overline{\text{IRQ5}}$ to $\overline{\text{IRQ0}}$.

IEGR register is initialized to H'00 by a reset.

Bit 7—Reserved: This bit is always read as 0. Do not write 1 to it.

Bits 6 to 2— $\overline{\text{IRQ5}}$ to $\overline{\text{IRQ1}}$ Pins Detected Edge Select (IRQ5EG to IRQ1EG): These bits select detected edge for interrupts IRQ5 to IRQ1.

Bits 6 to 2

IRQnEG	Description
0	Interrupt request generated at falling edge of $\overline{\text{IRQn}}$ pin input (Initial value)
1	Interrupt request generated at rising edge of $\overline{\text{IRQn}}$ pin input

(n = 5 to 1)

Bits 1 and 0— $\overline{\text{IRQ0}}$ Pin Detected Edge Select (IRQ0EG1, IRQ0EG0): These bits select detected edge for interrupt IRQ0.

Bit 1	Bit 0	Description
IRQ0EG1	IRQ0EG0	
0	0	Interrupt request generated at falling edge of $\overline{\text{IRQ0}}$ pin input (Initial value)
0	1	Interrupt request generated at rising edge of $\overline{\text{IRQ0}}$ pin input
1	*	Interrupt request generated at both falling and rising edges of $\overline{\text{IRQ0}}$ pin input

Note: * Don't care

6.2.5 **IRQ Status Register (IRQR)**

Bit :	7	6	5	4	3	2	1	0
	—	—	IRQ5F	IRQ4F	IRQ3F	IRQ2F	IRQ1F	IRQ0F
Initial value :	0	0	0	0	0	0	0	0
R/W :	—	—	R/(W)*	R/(W)*	R/(W)*	R/(W)*	R/(W)*	R/(W)*

Note: * Only 0 can be written, to clear the flag.

IRQR is an 8-bit readable/writable register that indicates the status of IRQ5 to IRQ0 interrupt requests.
IRQR is initialized to H'00 by a reset.

Bits 7 and 6—Reserved: These bits are always read as 0. Do not write 1 to them.

Bits 5 to 0—IRQ5 to IRQ0 Flags: These bits indicate the status of IRQ5 to IRQ0 interrupt requests.

Bit n

IRQnF	Description
0	[Clearing conditions] (Initial value) Cleared by reading IRQnF set to 1, then writing 0 in IRQnF When IRQn interrupt exception handling is executed
1	[Setting conditions] - When a falling edge occurs in $\overline{\text{IRQn}}$ input while falling edge detection is set (IRQnEG = 0) - When a rising edge occurs in $\overline{\text{IRQn}}$ input while rising edge detection is set (IRQnEG = 0) - When a falling or rising edge occurs in $\overline{\text{IRQ0}}$ input while both-edge detection is set (IRQ0EG1 = 1)

(n = 5 to 0)

6.2.6 Port Mode Register (PMR1)

Bit :	7	6	5	4	3	2	1	0
	PMR17	PMR16	PMR15	PMR14	PMR13	PMR12	PMR11	PMR10
Initial value :	0	0	0	0	0	0	0	0
R/W :	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Port Mode Register 1 (PMR1) controls pin function switching-over of port 1. Switching is specified for each bit.

PMR1 is an 8-bit readable/writable register and is initialized to H'00 by a reset.

Only bits 5 to 0 are explained here. For details, see section 10.3.2, Register Configuration.

Bits 5 to 0—P15/ $\overline{\text{IRQ5}}$ to P10/ $\overline{\text{IRQ0}}$ pin switching (PMR15 to PMR10): These bits are for setting the P1n/ $\overline{\text{IRQn}}$ pin as the input pin for P1n or as the $\overline{\text{IRQn}}$ pin for external interrupt request input.

Bit n

PMR1n	Description
0	P1n/ $\overline{\text{IRQn}}$ pin functions as the P1n input/output pin (Initial value)
1	P1n/ $\overline{\text{IRQn}}$ pin functions as the $\overline{\text{IRQn}}$ input/output pin

(n = 5 to 0)

Notes on switching the pin function by PMR1 are as follows:

- When the port is set as the $\overline{\text{IC}}$ input pin or $\overline{\text{IRQ5}}$ to $\overline{\text{IRQ0}}$ input pin, the pin level must be high or low regardless of active mode or power-down mode. Do not set the pin level at medium.
- Switching the pin function of P16/ $\overline{\text{IC}}$ or P15/ $\overline{\text{IRQ5}}$ to P10/ $\overline{\text{IRQ0}}$ may be mistakenly identified as edge detection and detection signal may be generated. To prevent this, operate as follows:
 - Set the interrupt enable/disable flag to disable before switching the pin function.
 - Clear the applicable interrupt request flag to 0 after switching the pin function and executing another instruction.

Program example

:

```
MOV.B R0L,@IENR ..... Interrupt disabled
MOV.B R1L,@PMR1 ..... Pin function change
NOP ..... Optional instruction
BCLR m @IRQR ..... Applicable interrupt clear
MOV.B R1L,@IENR ..... Interrupt enabled
```

:

6.3 Interrupt Sources

Interrupt sources comprise external interrupts (IRQ5 to IRQ0) and internal interrupts.

6.3.1 External Interrupts

There are six external interrupt sources; IRQ5 to IRQ0. Of these, IRQ1 to IRQ0 can be used to restore this chip from standby mode.

- **IRQ5 to IRQ0 Interrupts:** Interrupts IRQ5 to IRQ0 are requested by an input signal at pins $\overline{\text{IRQ5}}$ to $\overline{\text{IRQ0}}$. Interrupts IRQ5 to IRQ0 have the following features:
 - (a) Using IEGR, it is possible to select whether an interrupt is requested by a falling edge, rising edge, or both edges, at pin $\overline{\text{IRQ0}}$.
 - (b) Using IEGR, it is possible to select whether an interrupt is requested by a falling edge or rising edge at pins IRQ5 to IRQ1.
 - (c) Enabling or disabling of interrupt requests IRQ5 to IRQ0 can be selected with IENR.
 - (d) The interrupt control level can be set with ICR.
 - (e) The status of interrupt requests IRQ5 to IRQ0 is indicated in IRQR. IRQR flags can be cleared to 0 by software.

Figure 6.2 shows a block diagram of interrupts IRQ5 to IRQ0.




Figure 6.2 Block Diagram of Interrupts IRQ5 to IRQ0

Figure 6.3 shows the timing of IRQnF setting.




Figure 6.3 Timing of IRQnF Setting

The vector numbers for IRQ5 to IRQ0 interrupt exception handling are 21 to 26.

Upon detection of IRQ5 to IRQ0 interrupts, the applicable pin is set in the port register 1 (PMR1) as $\overline{\text{IRQn}}$ pin.

6.3.2 Internal Interrupts

There are 38 sources for internal interrupts from on-chip supporting modules.

- For each on-chip supporting module there are flags that indicate the interrupt request status, and enable bits that select enabling or disabling of these interrupts. If any one of these is set to 1, an interrupt request is issued to the interrupt controller.
- The interrupt control level can be set by means of ICR.
- The NMI is the highest priority interrupt and is always accepted regardless of the control mode and CPU interrupt mask bit. In this LSI, NMIs are used as interrupts generated by the watchdog timer

6.3.3 Interrupt Exception Vector Table

Table 6.4 shows interrupt exception handling sources, vector addresses, and interrupt priorities. For default priorities, the lower the vector number, the higher the priority. Priorities among modules can be set by means of ICR. The situation when two or more modules are set to the same priority, and priorities within a module, are fixed as shown in table 6.4.

Table 6.4 Interrupt Sources, Vector Addresses, and Interrupt Priorities

Priority	Interrupt Source		Origin of Interrupt Source	Vector No.	Vector Address	ICR	Remarks
▲ Low	Reset		External pin	0	H'0000 to H'0003	—	
	Reserved		—	1	H'0004 to H'0007	—	
			—	2	H'0008 to H'000B	—	
			—	3	H'000C to H'000F	—	
			—	4	H'0010 to H'0013	—	
			—	5	H'0014 to H'0017	—	
	Direct transition		Instruction	6	H'0018 to H'001B	—	
	NMI		Watchdog timer	7	H'001C to H'001F	—	
	Trap instruction	TRAPA#0	Instruction	8	H'0020 to H'0023	—	
		TRAPA#1		9	H'0024 to H'0027	—	
		TRAPA#2		10	H'0028 to H'002B	—	
		TRAPA#3		11	H'002C to H'002F	—	
	Reserved		—	12	H'0030 to H'0033	—	
				13	H'0034 to H'0037	—	
				14	H'0038 to H'003B	—	
				15	H'003C to H'003F	—	

Priority	Interrupt Source		Origin of Interrupt Source	Vector No.	Vector Address	ICR	Remarks	
High ↑	Address trap	#0	ATC	16	H'0040 to H'0043	—		
		#1		17	H'0044 to H'0047			
		#2		18	H'0048 to H'004B			
	IC		PSU	19	H'004C to H'004F	ICRA6		
	HSW1		Servo circuit	20	H'0050 to H'0053	ICRA5		
	IRQ0		External pin	21	H'0054 to H'0057	ICRA4		
	IRQ1			22	H'0058 to H'005B	ICRA3		
	IRQ2			23	H'005C to H'005F	ICRA2		
	IRQ3			24	H'0060 to H'0063			
	IRQ4			25	H'0064 to H'0067	ICRA1		
	IRQ5			26	H'0068 to H'006B			
	External V interrupt		Sync separator	27	H'006C to H'006F	ICRA0		
	OSD V interrupt		OSD	28	H'0070 to H'0073			
	Data slicer odd field interrupt		Data slicer	29	H'0074 to H'0077	ICRB7		
	Data slicer even field interrupt			30	H'0078 to H'007B			
	Noise interrupt		Sync separator	31	H'007C to H'007F	ICRB6		
	Reserved	—		32	H'0080 to H'0083	—		
				33	H'0084 to H'0087			
	Drum latch 1 (speed)		Servo circuit	34	H'0088 to H'008B	ICRB5		
	Capstan latch 1 (speed)			35	H'008C to H'008F			
	TMAI		Timer A	36	H'0090 to H'0093	ICRB4		
	TMBI		Timer B	37	H'0094 to H'0097	ICRB3		
	TMJ1I		Timer J	38	H'0098 to H'009B	ICRB2		
	TMJ2I			39	H'009C to H'009F			
	TMR1I		Timer R	40	H'00A0 to H'00A3	ICRB1		
	TMR2I			41	H'00A4 to H'00A7			
	TMR3I			42	H'00A8 to H'00AB			
	Low		TMLI		Timer L	43	H'00AC to H'00AF	ICRB0

Priority	Interrupt Source		Origin of Interrupt Source	Vector No.	Vector Address	ICR	Remarks
High ▲	ICXA		Timer X1	44	H'00B0 to H'00B3	ICRC7	
	ICXB			45	H'00B4 to H'00B7		
	ICXC			46	H'00B8 to H'00BB		
	ICXD			47	H'00BC to H'00BF		
	OCX1			48	H'00C0 to H'00C3		
	OCX2			49	H'00C4 to H'00C7		
	OVFX			50	H'00C8 to H'00CB		
	VD interrupts		Sync signal detection	51	H'00CC to H'00CF	ICRC6	
	Reserved			52	H'00D0 to H'00D3		
	8-bit interval timer		Watchdog timer	53	H'00D4 to H'00D7	ICRC5	
	CTL		Servo circuit	54	H'00D8 to H'00DB	ICRC4	
	Drum latch 2 (speed)			55	H'00DC to H'00DF		
	Capstan latch 2 (speed)			56	H'00E0 to H'00E3		
	Drum latch 3 (phase)			57	H'00E4 to H'00D7		
	Capstan latch 3 (phase)			58	H'00E8 to H'00EB		
	IIC1		IIC1 (UART)	59	H'00EC to H'00EF	ICRC3	
	SCI1	ERI		60	H'00F0 to H'00F3		ICRC2
		RXI		61	H'00F4 to H'00F7		
		TXI		62	H'00F8 to H'00FB		
		TEI		63	H'00FC to H'00FF		
	IIC0		IIC0	64	H'0100 to H'0103	ICRC1	
	DDCSW			65	H'0104 to H'0107		
	A/D conversion end		A/D	66	H'0108 to H'010B	ICRC0	
Low	HSW2		Servo circuit	67	H'010C to H'010F	ICRD7	

6.4 Interrupt Operation

6.4.1 Interrupt Control Modes and Interrupt Operation

Interrupt operations in this LSI differ depending on the interrupt control mode. NMI* interrupts and address trap interrupts are accepted at all times except in the reset state. In the case of IRQ interrupts and on-chip supporting module interrupts, an enable bit is provided for each interrupt. Clearing an enable bit to 0 disables the corresponding interrupt request. Interrupt sources in which the enable bits are set to 1 are controlled by the interrupt controller.

Table 6.5 shows the interrupt control modes.

The interrupt controller performs interrupt control according to the interrupt control mode set by the INTM1 and INTM0 bits in SYSCR, the priorities set in ICR, and the masking state indicated by the I and UI bits in the CPU's CCR.

Note: * In this LSI, the NMI interrupt is generated by the watchdog timer.

Table 6.5 Interrupt Control Modes

Interrupt Control Mode	SYSCR		Priority Setting Register	Interrupt Mask Bits	Description
	INTM1	INTM0			
0	0	0	ICR	I	Interrupt mask control is performed by the I bit Priority can be set with ICR
1		1	ICR	I, UI	3-level interrupt mask control is performed by the I and UI bits Priority can be set with ICR

Figure 6.4 shows a block diagram of the priority decision circuit.




Figure 6.4 Block Diagram of Interrupt Priority Determination Operation

- **Interrupt Acceptance Control and 3-Level Control:** In interrupt control modes 0 and 1, interrupt acceptance control and 3-level mask control is performed by means of the I and UI bits in CCR, and ICR (control level).
Table 6.6 shows the interrupts selected in each interrupt control mode.

Table 6.6 Interrupts Selected in Each Interrupt Control Mode

Interrupt Control Mode	Interrupt Mask Bit		Selected Interrupts
	I	UI	
0	0	*	All interrupts (control level 1 has priority)
	1	*	NMI ^{*1} and address trap interrupts
1	0	*	All interrupts (control level 1 has priority)
	1	0	NMI ^{*1} , address trap and control level 1 interrupts
	1	1	NMI ^{*1} and address trap interrupts

Notes: * Don't care

1. In this LSI, the NMI interrupt is generated by the watchdog timer.

- **Default Priority Determination:** If the same value is set for ICR, acceptance of multiple interrupts is enabled, and so only the interrupt source with the highest priority according to the preset default priorities is selected and has a vector number generated.
Interrupt sources with a lower priority than the accepted interrupt source are held pending.
Table 6.7 shows operations and control signal functions in each interrupt control mode.

Table 6.7 Operations and Control Signal Functions in Each Interrupt Control Mode

Interrupt Control Mode	Setting		Interrupt Acceptance Control, 3-Level Control				Default Priority Determination
	INTM1	INTM0	I	UI	ICR		
0	0	0	○	IM	—	PR	○
1		1	○	IM	IM	PR	○

Legend:

- : Interrupt operation control performed
- IM: Used as interrupt mask bit
- PR: Sets priority
- : Not used

6.4.2 Interrupt Control Mode 0

Enabling and disabling of IRQ interrupts and on-chip supporting module interrupts can be set by the I bit in the CPU's CCR, and ICR. Interrupts are enabled when the I bit is cleared to 0, and disabled when set to 1. Control level 1 interrupt sources have higher priority.

Figure 6.5 shows a flowchart of the interrupt acceptance operation in this case.

- If an interrupt source occurs when the corresponding interrupt enable bit is set to 1, an interrupt request is sent to the interrupt controller.
- When interrupt requests are sent to the interrupt controller, a control level 1 interrupt, according to the control level set in ICR, has priority for selection, and other interrupt requests are held pending. If a number of interrupt requests with the same control level setting are generated at the same time, the interrupt request with the highest priority according to the priority system shown in table 6.4 is selected.
- The I bit is then referenced. If the I bit is cleared to 0, the interrupt request is accepted. If the I bit is set to 1, only an NMI*¹ or an address trap interrupt is accepted, and other interrupt requests are held pending.
- When an interrupt request is accepted, interrupt exception handling starts after execution of the current instruction has been completed.
- The PC and CCR are saved to the stack area by interrupt exception handling. The PC saved on the stack shows the address of the first instruction to be executed after returning from the interrupt handling routine.
- Next, the I bit in CCR is set to 1. This disables all interrupts except NMI* and address trap.
- A vector address is generated for the accepted interrupt, and execution of the interrupt handling routine starts at the address indicated by the contents of that vector address.

Note: * In this LSI, the NMI interrupt is generated by the watchdog timer.




Figure 6.5 Flowchart of Procedure Up to Interrupt Acceptance in Interrupt Control Mode 0

6.4.3 Interrupt Control Mode 1

Three-level masking is implemented for IRQ interrupts and on-chip supporting module interrupts by means of the I and UI bits in the CPU's CCR and ICR.

- Control level 0 interrupt requests are enabled when the I bit is cleared to 0, and disabled when set to 1.
- Control level 1 interrupt requests are enabled when the I bit or UI bit is cleared to 0, and disabled when both the I bit and the UI bit are set to 1.

For example, if the interrupt enable bit for an interrupt request is set to 1, and H'04, H'00, H'00 and H'00 are set in ICRA, ICRB, ICRC and ICRD respectively, (i.e. IRQ2 interrupt is set to control level 1 and other interrupts to control level 0), the situation is as follows:

- When $I = 0$, all interrupts are enabled
(Priority order: NMI > IRQ2 > IC > HSW1 > ...)
- When $I = 1$ and $UI = 0$, only NMI, address trap and IRQ2 interrupts are enabled
- When $I = 1$ and $UI = 1$, only NMI and address trap interrupts are enabled

Figure 6.6 shows the state transitions in these cases.




Figure 6.6 Example of State Transitions in Interrupt Control Mode 1

Figure 6.7 shows an operation flowchart of interrupt reception.

- (1) If an interrupt source occurs when the corresponding interrupt enable bit is set to 1, an interrupt request is sent to the interrupt controller.
- (2) When interrupt requests are sent to the interrupt controller, a control level 1 interrupt, according to the control level set in ICR, has priority for selection, and other interrupt requests are held pending. If a number of interrupt requests with the same control level setting are generated at the same time, the interrupt request with the highest priority according to the priority system shown in table 6.4 is selected.
- (3) The I bit is then referenced. If the I bit is cleared to 0, the UI bit has no effect.

An interrupt request set to interrupt control level 0 is accepted when the I bit is cleared to 0. If the I bit is set to 1, only NMI* and address trap interrupts are accepted, and other interrupt requests are held pending.

An interrupt request set to interrupt control level 1 has priority over an interrupt request set to interrupt control level 0, and is accepted if the I bit is cleared to 0, or if the I bit is set to 1 and the UI bit is cleared to 0.

When both the I bit and the UI bit are set to 1, only NMI* and address trap interrupts are accepted, and other interrupt requests are held pending.
- (4) When an interrupt request is accepted, interrupt exception handling starts after execution of the current instruction has been completed.
- (5) The PC and CCR are saved to the stack area by interrupt exception handling. The PC saved on the stack shows the address of the first instruction to be executed after returning from the interrupt handling routine.
- (6) Next, the I and UI bits in CCR are set to 1. This masks all interrupts except NMI* and address trap.
- (7) A vector address is generated for the accepted interrupt, and execution of the interrupt handling routine starts at the address indicated by the contents of that vector address.

Note: * In this LSI, the NMI interrupt is generated by the watchdog timer.




Figure 6.7 Flowchart of Procedure Up to Interrupt Acceptance in Interrupt Control Mode 1

6.4.4 Interrupt Exception Handling Sequence

Figure 6.8 shows the interrupt exception handling sequence. The example shown is for the case where interrupt control 0 is set in advanced mode, and the program area and stack area are in on-chip memory.




Figure 6.8 Interrupt Exception Handling

6.4.5 Interrupt Response Times

Table 6.8 shows interrupt response times—the interval between generation of an interrupt request and execution of the first instruction in the interrupt handling routine. The symbols used in table 6.8 are explained in table 6.9.

Table 6.8 Interrupt Response Times

No.	Number of States	Advanced Mode
1	Interrupt priority determination ^{*1}	3
2	Number of wait states until executing instruction ends ^{*2}	1 to $19+2 \cdot S_i$
3	PC, CCR stack save	$2 \cdot S_k$
4	Vector fetch	$2 \cdot S_i$
5	Instruction fetch ^{*3}	$2 \cdot S_i$
6	Internal processing ^{*4}	2
Total (using on-chip memory)		12 to 32

Notes: 1. Two states in case of internal interrupt.

2. Refers to DIVXS instruction.

3. Prefetch after interrupt acceptance and interrupt handling routine prefetch.

4. Internal processing after interrupt acceptance and internal processing after vector fetch.

Table 6.9 Number of States in Interrupt Handling Routine Execution

Symbol	Object of Access
	Internal Memory
Instruction fetch S_i	1
Stack operation SK	1

6.5 Usage Notes

6.5.1 Contention between Interrupt Generation and Disabling

When an interrupt enable bit is cleared to 0 to disable interrupts, the disabling becomes effective after execution of the instruction.

In other words, when an interrupt enable bit is cleared to 0 by an instruction such as BCLR or MOV, if an interrupt is generated during execution of the instruction, the interrupt concerned will still be enabled on completion of the instruction, and so interrupt exception handling for that interrupt will be executed on completion of the instruction. However, if there is an interrupt request of higher priority than that interrupt, interrupt exception handling will be executed for the higher-priority interrupt, and the lower-priority interrupt will be ignored.

The same also applies when an interrupt source flag is cleared to 0.

Figure 6.9 shows an example in which the OCIAE bit in timer X1 TIER is cleared to 0.




Figure 6.9 Contention between Interrupt Generation and Disabling

The above contention will not occur if an enable bit or interrupt source flag is cleared to 0 while the interrupt is masked.

6.5.2 Instructions that Disable Interrupts

Instructions that disable interrupts are LDC, ANDC, ORC, and XORC. After any of these instructions is executed, all interrupts including NMI are disabled and the next instruction is always executed. When the I bit or UI bit is set by one of these instructions, the new value becomes valid two states after execution of the instruction ends.

6.5.3 Interrupts during Execution of EEPMOV Instruction

Interrupt operation differs between the EEPMOV.B instruction and the EEPMOV.W instruction. With the EEPMOV.B instruction, an interrupt request (including NMI) issued during the transfer is not accepted until the move is completed.

With the EEPMOV.W instruction, if an interrupt request is issued during the transfer, interrupt exception handling starts at a break in the transfer cycle. The PC value saved on the stack in this case is the address of the next instruction.

Therefore, if an interrupt is generated during execution of an EEPMOV.W instruction, the following coding should be used.

```
L1: EEPMOV.W
    MOV.W  R4, R4
    BNE    L1
```

Section 7 ROM

7.1 Overview

The H8S/2199 has 128 kbytes of on-chip ROM (flash memory or mask ROM), the H8S/2198 has 112 kbytes, the H8S/2197 has 96 kbytes, and the H8S/2196 has 80 kbytes*. The ROM is connected to the CPU by a 16-bit data bus. The CPU accesses both byte and word data in one state, enabling faster instruction fetches and higher processing speed.

The flash memory versions of the H8S/2199 can be erased and programmed on-board as well as with a general-purpose PROM programmer.

Note: * For details on product line-up, refer to section 1, Overview.

7.1.1 Block Diagram

Figure 7.1 shows a block diagram of the ROM.




Figure 7.1 ROM Block Diagram (H8S/2199)

7.2 Overview of Flash Memory

7.2.1 Features

The features of the flash memory are summarized below.

- Four flash memory operating modes

- Program mode
- Erase mode
- Program-verify mode
- Erase-verify mode

- Programming/erase methods

The flash memory is programmed 128 bytes at a time. Erasing is performed by block erase (in single-block units). When erasing all blocks, the individual blocks must be erased sequentially. Block erasing can be performed as required on 4-kbyte, 32-kbyte, and 64-kbyte blocks. (In OSD ROM, block erasing can be performed on 1-kbyte, 2-kbyte, and 28-kbyte blocks).

- Programming/erase times

The flash memory programming time is TBD ms (typ.) for simultaneous 128-byte programming, equivalent to TBD μ s (typ.) per byte, and the erase time is TBD ms (typ.) per block.

- Reprogramming capability

The flash memory can be reprogrammed up to TBD times.

- On-board programming modes

There are two modes in which flash memory can be programmed/erased/verified on-board:

- Boot mode
- User program mode

- Automatic bit rate adjustment

If data transfer on boot mode, automatic adjustment is possible at host transfer bit rates and MCU's bit rates.

- Protect modes

There are three protect modes, hardware, software, and error protect, which allow protected status to be designated for flash memory program/erase/verify operations.

- Writer mode

Flash memory can be programmed/erased in writer mode, using a PROM programmer, as well as in on-board programming mode.

7.2.2 Block Diagram

Figure 7.2 shows a block diagram of the flash memory.




Figure 7.2 Block Diagram of Flash Memory (H8S/2199 Only)

7.2.3 Flash Memory Operating Modes

Mode Transitions

When each mode pin and the FWE pin are set in the reset state and a reset-start is executed, the MCU enters one of the operating modes shown in figure 7.3. In user mode, flash memory can be read but not programmed or erased.

Flash memory can be programmed and erased in boot mode, user program mode, and writer mode.





Figure 7.3 Flash Memory Mode Transitions

On-Board Programming Modes

- Boot mode


1. Initial state

The flash memory is in the erased state when the device is shipped. The description here applies to the case where the old program version or data is being rewritten. The user should prepare the programming control program and new application program beforehand in the host.




2. Writing control program transfer

When boot mode is entered, the boot program in this LSI chip (originally incorporated in the chip) is started, and SCI communication check is carried out, and the boot program required for flash memory erasing is automatically transferred to the RAM boot program area.




3. Flash memory initialization

The erase program in the boot program area (in RAM) is executed, and the flash memory is initialized (to H'FF). In boot mode, entire flash memory erasure is performed, without regard to blocks.



4. Writing new application program

The programming control program transferred from the host to RAM by SCI communication is executed, and the new application program in the host is written into the flash memory.




Program execution state

Figure 7.4 Boot Mode

- User program mode


1. Initial state

(1) The FWE assessment program that confirms that the FWE pin has been driven high, and (2) the program that will transfer the programming/erase control program from the flash memory to on-chip RAM should be written into the flash memory by the user beforehand. (3) The programming/erase control program should be prepared in the host or in the flash memory.




2. Programming/erase control program transfer

When the FWE pin is driven high, user software confirms this fact, executes the transfer program in the flash memory, and transfers the programming/erase control program to RAM.



3. Flash memory initialization

The programming/erase control program in RAM is executed, and the flash memory is initialized (to H'FF). Erasing can be performed in block units, but not in byte units.



4. Writing new application program

Next, the new application program in the host is written into the erased flash memory blocks. Do not write to unerased blocks.




Figure 7.5 User Program Mode (Example)

Differences between Boot Mode and User Program Mode

	Boot Mode	User Program Mode
Entire memory erase	Yes	Yes
Block erase	No	Yes
Programming control program*	Program/program-verify	Erase/erase-verify Program/program-verify

Note: * To be provided by the user, in accordance with the recommended algorithm.

Block Configuration

The main ROM area is divided into three 64-kbyte blocks, one 32-kbyte block, and eight 4-kbyte blocks. The OSD ROM area is divided into two 1-kbyte blocks, one 2-kbyte block, and one 28-kbyte block.




Figure 7.6 Flash Memory Block Configuration

7.2.4 Pin Configuration

The flash memory is controlled by means of the pins shown in table 7.1.

Table 7.1 Flash Memory Pins

Pin Name	Abbreviation	I/O	Function
Reset	$\overline{\text{RES}}$	Input	Reset
Flash write enable	FWE	Input	Flash program/erase protection by hardware
Mode 0	MD0	Input	Sets this LSI operating mode
Port 12	P12	Input	Sets this LSI operating mode when MD0 = 0
Port 13	P13	Input	Sets this LSI operating mode when MD0 = 0
Port 14	P14	Input	Sets this LSI operating mode when MD0 = 0
Transmit data	SO1	Output	Serial transmit data output
Receive data	SI1	Input	Serial receive data input

7.2.5 Register Configuration

Table 7.2 shows the registers used to control the flash memory when enabled.
In order for these registers to be accessed, the FLSHE bit must be set to 1 in STCR.

Table 7.2 Flash Memory Registers

Register Name	Abbreviation	R/W	Initial Value	Address ^{*1}
Flash memory control register 1	FLMCR1 ^{*5}	R/W ^{*2}	H'00 ^{*3}	H'FFF8
Flash memory control register 2	FLMCR2 ^{*5}	R/W ^{*2}	H'00 ^{*4}	H'FFF9
Erase block register 1	EBR1 ^{*5}	R/W ^{*2}	H'00 ^{*4}	H'FFFA
Erase block register 2	EBR2 ^{*5}	R/W ^{*2}	H'00 ^{*4}	H'FFFB
Serial timer control register	STCR	R/W	H'00	H'FFEE

Notes: 1. Lower 16 bits of the address.

2. When the FWE bit in FLMCR1 is not set at 1, writes are disabled.

3. When a high level is input to the FWE pin, the initial value is H'80.

4. When a low level is input to the FWE pin, or if a high level is input and the SWE bit in FLMCR1 is not set, these registers are initialized to H'00.

5. FLMCR1, FLMCR2, EBR1, and EBR2 are 8-bit registers. Only byte accesses are valid for these registers, the access requiring 2 states.

7.3 Flash Memory Register Descriptions

7.3.1 Flash Memory Control Register 1 (FLMCR1)

Bit:	7	6	5	4	3	2	1	0
	FWE	SWE1	ESU1	PSU1	EV1	PV1	E1	P1
Initial value:	—*	0	0	0	0	0	0	0
R/W:	R	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Note: * Determined by the state of the FWE pin.

FLMCR1 is an 8-bit register used for flash memory operating mode control. With addresses H'00000 to H'3FFFF, program-verify mode or erase-verify mode is entered by setting SWE to 1 when FWE = 1, then setting the PV1 bit and EV1 bit. Program mode is entered by setting SWE1 when FWE = 1, then setting the SWE1 bit and PSU1, and finally setting the P1 bit. With addresses H'00000 to H'3FFFF, erase mode is entered by setting SWE1 when FWE = 1, then setting the ESU1 bit, and finally setting the E1 bit. FLMCR1 is initialized by a reset, and in standby mode. Its initial value is H'80 when a high level is input to the FWE pin, and H'00 when a low level is input. When on-chip flash memory is disabled, a read will return H'00, and writes are invalid.

Writes to the SWE1 bit in FLMCR1 are enabled only when FWE = 1; writes to the ESU1, PSU1, EV1 and PV1 bits only when FWE = 1 and SWE1 = 1; writes to the E1 bit only when FWE = 1, SWE1 = 1, and ESU1 = 1; and writes to the P1 bit only when FWE = 1, SWE1 = 1, and PSU1 = 1.

Bit 7—Flash Write Enable (FWE): Sets hardware protection against flash memory programming/erasing.

Bit 7

FWE	Description
0	When a low level is input to the FWE pin (hardware-protected state)
1	When a high level is input to the FWE pin

Bit 6—Software Write Enable (SWE): Enables or disables flash memory programming. SWE should be set before setting bits 5 to 0, bits 7 to 0 in EBR1, and bits 3 to 0 in EBR2.

Bit 6

SWE1	Description
0	Writes are disabled (Initial value)
1	Writes are enabled [Setting condition] Setting is available when FWE = 1 is selected

Bit 5—Erase Set-Up 1 (ESU1): Prepares for erase mode. ESU1 should be set to 1 before setting the E1 bit in FLMCR1 to 1. Do not set the SWE1, PSU1, EV1, PV1, E1, or P1 bit at the same time.

Bit 5

ESU1	Description
0	Erase set-up cleared (Initial value)
1	Transition to erase set-up mode [Setting condition] Setting is available when FWE = 1 and SWE = 1 are selected

Bit 4—Program Set-Up 1 (PSU1): Prepares for program mode. PSU1 should be set to 1 before setting the P1 bit in FLMCR1 to 1. Do not set the SWE1, ESU1, EV1, PV1, E1 or P1 bit at the same time.

Bit 4

PSU1	Description
0	Program set-up cleared (Initial value)
1	Transition to program set-up mode [Setting condition] Setting is available when FWE = 1 and SWE = 1 are selected

Bit 3—Erase-Verify (EV1): Selects erase-verify mode transition or clearing. Do not set the SWE1, ESU1, PSU1, PV1, E1, or P1 bit at the same time.

Bit 3

EV1	Description
0	Erase-verify mode cleared (Initial value)
1	Transition to erase-verify mode [Setting condition] Setting is available when FWE = 1 and SWE = 1 are selected

Bit 2—Program-Verify (PV1): Selects program-verify mode transition or clearing. Do not set the SWE1, ESU1, PSU1, EV1, E1, or P1 bit at the same time.

Bit 2

PV1	Description
0	Program-verify mode cleared (Initial value)
1	Transition to program-verify mode [Setting condition] Setting is available when FWE = 1 and SWE = 1 are selected

Bit 1—Erase (E1): Selects erase mode transition or clearing. Do not set the SWE1, ESU1, PSU1, EV1, PV1, or P1 bit at the same time.

Bit 1

E1	Description
0	Erase mode cleared (Initial value)
1	Transition to erase mode [Setting condition] Setting is available when FWE = 1, SWE = 1, and ESU = 1 are selected

Bit 0—Program (P1): Selects program mode transition or clearing. Do not set the SWE1, PSU1, ESU1, EV1, PV1, or E1 bit at the same time.

Bit 0

P1	Description
0	Program mode cleared (Initial value)
1	Transition to program mode [Setting condition] Setting is available when FWE = 1, SWE = 1, and PSU = 1 are selected

7.3.2 Flash Memory Control Register 2 (FLMCR2)

Bit :	7	6	5	4	3	2	1	0
	FLER	SWE2	ESU2	PSU2	EV2	PV2	E2	P2
Initial value :	0	0	0	0	0	0	0	0
R/W :	R	R/W	R/W	R/W	R/W	R/W	R/W	R/W

FLMCR2 is an 8-bit register used for flash memory operating control mode.

With addresses H'40000 to H'47FFF, program-verify mode and erase-verify mode is entered by setting SWE2 when FWE (FLMCR1) = 1, then setting the EV2 bit and the PV2 bit. Program mode is entered by setting SWE2 when FWE (FLMCR1) = 1, then setting the SWE2 bit and PSU2 bit, and finally setting the P2 bit.

With addresses H'40000 to H'47FFF, erase mode is entered by setting SWE2 when FWE (FLMCR1) = 1, then setting the ESU2 bit , and finally setting the E2 bit. FLMCR2 is initialized to H'00 by a reset, in standby mode, when a low level is input to the FWE pin, and when a high level is input to the FWE pin and the SWE2 bit in FLMCR2 is not set. FLER can be initialized only by a reset.

Writes to the SWE2 bit in the FLMCR2 are enabled only when FWE (FLMCR1) = 1; writes to the ESU2, PSV2, EV2, and PV2 bits only when FWE (FLMCR1) = 1 and SWE2 = 1; writes to the E2 bit only when FWE (FLMCR1) = 1, SW2 = 1, and ESU2 = 1; writes to the P2 bit only when FWE (FLMCR1) = 1, SWE2 = 1, and PSU2 = 1.

Bit 7—Flash Memory Error (FLER): Indicates that an error has occurred during an operation on flash memory (programming or erasing). When FLER is set to 1, flash memory goes to the error-protection state.

Bit 7

FLER	Description
0	Flash memory is operating normally Flash memory program/erase protection (error protection) is disabled [Clearing condition] Reset or hardware standby mode (Initial value)
1	An error has occurred during flash memory programming/erasing Flash memory program/erase protection (error protection) is enabled [Setting condition] See section 7.6.3, Error Protection

Bit 6—Software Write Enable 2 (SWE2): Enables or disables flash memory programming (target address range: H'40000 to H'47FFF). SW2 should be set when setting bits 5 to 0 and bits 7 to 4 in EBR2.

Bit 6

SWE2	Description
0	Writes are disabled (Initial value)
1	Writes are enabled [Setting condition] Setting is available when FWE=1 is selected

Bit 5—Erase Set-up 2 (ESU2): Prepares for erase mode. (Target address range: H'40000 to H'47FFF). Do not set the PSU2, EV2, PV2, W2, P2 bits at the same time.

Bit 5

ESU2	Description
0	Erase set-up cleared (Initial value)
1	Transition to erase set-up mode [Setting condition] Setting is enabled when FWE=1 and SW2=1 are selected

Bit 4—Program Set-up 2 (PSU2): Prepares for program mode (Target address rang: H'40000 to H'47FFF). Do not set the ESU2, EV2, PV2, E2, P2 bits at the same time.

Bit 4

PSU2	Description
0	Program set-up cleared (Initial value)
1	Transition to program set-up mode [Setting condition] Setting is enabled when FWE=1 and SW2=1 are selected

Bit 3—Erase-Verify 2 (EV2): Selects erase-verify mode transition or clearing (target address range H'40000 to H'47FFF). Do not set the ESU2, PSU2, PV2, E2, P2 bits at the same time.

Bit 3

EV2	Description
0	Erase-verify mode cleared (Initial value)
1	Transition to erase-verify mode [Setting condition] Setting is available when FWE=1 and SWE2=1 are selected

Bit 2—Program-Verify 2 (PV2): Selects program-verify mode transition or clearing (target address range: H'40000 to H'47FFF). Do not set the ESU2, PSU2, EV2, E2, and P2 bits at the same time.

Bit 2

PV2	Description
0	Program-verify mode cleared
1	Transition to program-verify mode [Setting condition] Setting is available when FWE=1 and SWE2=1 are selected

Bit 1—Erase 2 (E2): Selects erase mode transition or clearing (target address range: H'40000 to H'47FFF, do not set the ESU2, PSU2, EV2, PV2, and P2 bits at the same time.

Bit 1

E2	Description
0	Erase mode cleared
1	Transition to erase mode [Setting condition] Setting is available when FWE=1, SWE2=1, and ESU=1 are selected

Bit 0—Program 2 (P2): Selects program mode transition or clearing (target address range: H'40000 to H'47FFF). Do not set the ESU2, PSU2, EV2, PV2, and E2 bits at the same time.

Bit 0

P2	Description
0	Program mode cleared
1	Transition to program mode [Setting condition] Setting is available when FWE=1, SW2=1, and PSU2=1 are selected

7.3.3 Erase Block Register 1 (EBR1)

Bit :	7	6	5	4	3	2	1	0
EBR2 :	EB7	EB6	EB5	EB4	EB3	EB2	EB1	EB0
Initial value :	0	0	0	0	0	0	0	0
R/W :	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

EBR1 is an 8-bit register that specify the flash memory erase area block by block.

EBR1 is initialized to H'00 by a reset, in standby mode, when a low level is input to the FWE pin, and when a high level is input to the FWE pin and the SWE1 bit in FLMCR1 is not set. When a bit in EBR1 is set to 1, the corresponding block can be erased. Other blocks are erase-protected. Set only one bit in EBR1 and EBR2. More than one bit cannot be set. If set, all bits are cleared to 0.

Table 7.3 shows the flash memory block configuration.

7.3.4 Erase Block Register 2 (EBR2)

Bit :	7	6	5	4	3	2	1	0
EBR2 :	EB15	EB14	EB13	EB12	EB11	EB10	EB9	EB8
Initial value :	0	0	0	0	0	0	0	0
R/W :	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

EBR2 is an 8-bit register that specify the flash memory erase area block by block; EBR2 is initialized to H'00 by a reset, is standby mode, and when a low level is input to the FWE pin. Bits 3 to 0 are initialized to 0 when a high level is input to the FWE pin and the SWE1 in FLMCR1 is not set. Bits7 to 4 are initialized to 0 when the SWE2 in FLMCR2 is not set. When a bit in EBR2 is set to 1, the corresponding block can be erased. Other blocks are erase-protected.

Set only one bit in EBR1 and EBR2. More than one bit cannot be set. If set, all bits are cleared to 0.

The flash memory block configuration is shown in table 7.3.

Table 7.3 Flash Memory Erase Blocks

Block (Size)	Address
EB0 (4 kbytes)	H'000000 to H'000FFF
EB1 (4 kbytes)	H'001000 to H'001FFF
EB2 (4 kbytes)	H'002000 to H'002FFF
EB3 (4 kbytes)	H'003000 to H'003FFF
EB4 (4 kbytes)	H'004000 to H'004FFF
EB5 (4 kbytes)	H'005000 to H'005FFF
EB6 (4 kbytes)	H'006000 to H'006FFF
EB7 (4 kbytes)	H'007000 to H'007FFF
EB8 (32 kbytes)	H'008000 to H'00FFFF
EB9 (64 kbytes)	H'010000 to H'01FFFF
EB10 (64 kbytes)	H'020000 to H'02FFFF
EB11 (64 kbytes)	H'030000 to H'03FFFF
EB12 (1 kbyte)	H'040000 to H'0403FF
EB13 (1 kbyte)	H'040400 to H'0407FF
EB14 (2 kbytes)	H'040800 to H'040FFF
EB15 (28 kbytes)	H'041000 to H'047FFF

7.3.5 Serial/Timer Control Register (STCR)

Bit	:	7	6	5	4	3	2	1	0
		—	IICX1	IICX0	—	FLSHE	OSROME	—	—
Initial value	:	0	0	0	0	0	0	0	0
R/W	:	—	R/W	R/W	—	R/W	R/W	—	—

STCR is an 8-bit read/write register that controls the I²C bus interface operating mode, on-chip flash memory (in F-ZTAT versions), and OSD ROM. For details on IIC bus interface, refer to section 23, I²C Bus Interface. If a module controlled by STCR is not used, do not write 1 to the corresponding bit. STCR is initialized to H'00 by a reset.

Bits 6 to 5—I²C Control (IICX1, IICX0): These bits control the operation of the I²C bus interface. For details, see section 23, I²C Bus Interface.

Bit 3—Flash Memory Control Register Enable (FLSHE): Setting the FLSHE bit to 1 enables read/write access to the flash memory control registers. If FLSHE is cleared to 0, the flash memory control registers are deselected. In this case, the flash memory control register contents are retained.

Bit 3

FLSHE	Description
0	Flash memory control registers deselected (Initial value)
1	Flash memory control registers selected

Bit 2—OSD ROM Enable (OSROME): Controls the OSD character data ROM (OSDROM) access. When this bit is set to 1, the OSDROM can be accessed by the CPU, and when this bit is cleared to 0, the OSDROM cannot be accessed by the CPU but accessed by the OSD module.

Before writing to or erasing the OSDROM in the F-ZTAT version, be sure to set this bit to 1.

Note: During OSD display, the OSDROM cannot be accessed by the CPU. Before accessing the OSDROM by the CPU, be sure to clear the OSDON bit in the screen control register to 0 then set the OSROME bit to 1. If the OSROME bit is set to 1 during OSD display, the character data ROM cannot be accessed correctly by CPU.

Bit 2

OSROME	Description
0	OSD ROM is accessed by the OSD (Initial value)
1	OSD ROM is accessed by the CPU

Bits 7, 4, 1 and 0—Reserved: Always read as 0. If 1 is written to, correct operation cannot be guaranteed.

7.4 On-Board Programming Modes

When pins are set to on-board programming mode, program/erase/verify operations can be performed on the on-chip flash memory. There are two on-board programming modes: boot mode and user program mode. The pin settings for transition to each of these modes are shown in table 7.4. For a diagram of the transitions to the various flash memory modes, see figure 7.3.

Table 7.4 Setting On-Board Programming Modes

Mode	Pin				
Mode Name	FWE	MD0	P12	P13	P14
Boot mode	1	0	1 ^{*2}	1 ^{*2}	1 ^{*2}
User program mode	1 ^{*1}	1	—	—	—

Notes: 1. In user program mode, the FWE pin should not be constantly set to 1. Set FWE to 1 to make a transition to user program mode before performing a program/erase/verify operation.

2. Can be used as I/O ports after boot mode is initiated.

7.4.1 Boot Mode

When boot mode is used, the flash memory programming control program must be prepared in the host beforehand. The channel 1 SCI to be used is set to asynchronous mode.

When a reset-start is executed after the LSI's pins have been set to boot mode, the boot program built into the MCU is started and the programming control program prepared in the host is serially transmitted to the LSI via the SCI. In the LSI, the programming control program received via the SCI is written into the programming control program area in on-chip RAM. After the transfer is completed, control branches to the start address of the programming control program area and the programming control program execution state is entered (flash memory programming is performed).

The transferred programming control program must therefore include coding that follows the programming algorithm given later.

Figure 7.7 shows the system configuration in boot mode. Figure 7.8 shows the boot program mode execution procedure.





Figure 7.7 System Configuration in Boot Mode



Note : If a memory cell does not operate normally and cannot be erased, one H'FF byte is transmitted as an erase error, and the erase operation and subsequent operations are halted.

Figure 7.8 Boot Mode Execution Procedure (Preliminary)

Automatic SCI Bit Rate Adjustment




Figure 7.9 Automatic SCI Bit Rate Adjustment

When boot mode is initiated, the LSI measures the low period of the asynchronous SCI communication data (H'00) transmitted continuously from the host. The SCI transmit/receive format should be set as follows: 8-bit data, 1 stop bit, no parity. The LSI calculates the bit rate of the transmission from the host from the measured low period, and transmits one H'00 byte to the host to indicate the end of bit rate adjustment. The host should confirm that this adjustment end indication (H'00) has been received normally, and transmit one H'55 byte to the LSI. If reception cannot be performed normally, initiate boot mode again (reset), and repeat the above operations. Depending on the host's transmission bit rate and the MCU's system clock frequency, there will be a discrepancy between the bit rates of the host and the LSI. To ensure correct SCI operation, the host's transfer bit rate should be set to (2400, 4800, or 9600) bps. Table 7.5 shows typical host transfer bit rates and system clock frequencies for which automatic adjustment of the LSI's bit rate is possible. The boot program should be executed within this system clock range.

Table 7.5 System Clock Frequencies for which Automatic Adjustment of This LSI Bit Rate Is Possible

Host Bit Rate (bps)	System Clock Frequency
9600	8 MHz to 10 MHz (T.B.D.)
4800	4 MHz to 10 MHz (T.B.D.)
2400	2 MHz to 10 MHz (T.B.D.)

On-Chip RAM Area Divisions in Boot Mode: In boot mode, the TBD-byte area from TBD to TBD is reserved for use by the boot program, as shown in figure 7.10. The area to which the programming control program is transferred is TBD to TBD (TBD bytes). The boot program area can be used when the programming control program transferred into RAM enters the execution state. A stack area should be set up as required.




Figure 7.10 RAM Areas in Boot Mode

Notes on Use of Boot Mode:

1. When the chip comes out of reset in boot mode, it measures the low period of the input at the SCI's SI1 pin. The reset should end with SI1 pin high. After the reset ends, it takes about 100 states for the chip to get ready to measure the low period of the SI1 pin input.
2. In boot mode, if any data has been programmed into the flash memory (if all data is not 1), all flash memory blocks are erased. Boot mode is for use when user program mode is unavailable, such as the first time on-board programming is performed, or if the program activated in user program mode is accidentally erased.
3. Interrupts cannot be used while the flash memory is being programmed or erased.
4. The SI1 and SO1 pins should be pulled up on the board.
5. Before branching to the programming control program (RAM area TBD), the chip terminates transmit and receive operations by the on-chip SCI (channel 1) (by clearing the RE and TE bits in SCR to 0), but the adjusted bit rate value remains set in BRR. The transmit data output pin, SO1, goes to the high-level output state (P21PCR = 1, P21PDR = 1).

The contents of the CPU's internal general registers are undefined at this time, so these registers must be initialized immediately after branching to the programming control program. In particular, since the stack pointer (SP) is used implicitly in subroutine calls, etc., a stack area must be specified for use by the programming control program.

The initial values of other on-chip registers are not changed.

6. Boot mode can be entered by making the pin settings shown in table 7.4 and executing a reset-start.

When the chip detects the boot mode setting at reset release^{*1}, it retains that state internally.

Boot mode can be cleared by driving the reset pin low, waiting at least 20 states, then setting the FWE pin and mode pins, and executing reset release^{*1}. Boot mode can also be cleared by a WDT overflow reset.

If the mode pin input levels are changed in boot mode, the boot mode state will be maintained in the microcomputer, and boot mode continued, unless a reset occurs. However, the FWE pin must not be driven low while the boot program is running or flash memory is being programmed or erased.

Notes: 1. Mode pin and FWE pin input must satisfy the mode programming setup time ($t_{\text{MDS}} = 4$ states) with respect to the reset release timing.

7.4.2 User Program Mode


When set to user program mode, the chip can program and erase its flash memory by executing a user program/erase control program. Therefore, on-board reprogramming of the on-chip flash memory can be carried out by providing on-board means of FWE control and supply of programming data, and storing a program/erase control program in part of the program area as necessary.

In this mode, the chip starts up in mode 1 and applies a high level to the FWE pin.

The flash memory itself cannot be read while the SWE bit is set to 1 to perform programming or erasing, so the control program that performs programming and erasing should be run in on-chip RAM or external memory.

Figure 7.11 shows the procedure for executing the program/erase control program when transferred to on-chip RAM.

Write the FWE assessment program and transfer program (and the program/erase control program if necessary) beforehand



Note: Do not apply a constant high level to the FWE pin. Apply a high level to the FWE pin only when the flash memory is programmed or erased. Also, while a high level is applied to the FWE pin, the watchdog timer should be activated to prevent overprogramming or overerasing due to program runaway, etc.

Figure 7.11 User Program Mode Execution Procedure (Preliminary)

7.5 Programming/Erasing Flash Memory

In the on-board programming modes, flash memory programming and erasing is performed by software, using the CPU. There are four flash memory operating modes: program mode, erase mode, program-verify mode, and erase-verify mode. With addresses H'00000 to H'3FFFF, transitions to these modes can be made by setting the PSU1, ESU1, P1, E1, PV1 and EV1 bits in FLMCR1. With addresses H'40000 to H'47FFF, transitions to these modes can be made by setting the PSU2, ESU2, P2, E2, PV2, and EV2 bits in the FLMCR2.

The flash memory cannot be read while being programmed or erased. Therefore, the program that controls flash memory programming/erasing (the programming control program) should be located and executed in on-chip RAM or external memory.

- Notes:
1. Operation is not guaranteed if setting/resetting of the SWE1, ESU1, PSU1, EV1, PV1, E1, and P1 bits in FLMCR1, and the SWE2, ESU2, PSU2, EV2, PV2, E2, and P2 in FLMCR2, is executed by a program in flash memory.
 2. When programming or erasing, set FWE to 1 (programming/erasing will not be executed if FWE = 0).
 3. Perform programming in the erased state. Do not perform additional programming on previously programmed addresses.
 4. Do not write to addresses H'00000 to H'3FFFF and H'40000 to H'47FFF at the same time. Otherwise operation cannot be guaranteed.
 5. Do not operate the OSD when writing or erasing addresses H'40000 to H'47FFF. Do not set the OSROME in STCR to 1 before manipulating the flash control register.

7.5.1 Program Mode (n=1 when the target address range is H'00000 to H'3FFFF and n=2 when the target address range is H'40000 to H'47FFF)

Follow the procedure shown in the program/program-verify flowchart in figure 7.12 to write data or programs to flash memory. Performing program operations according to this flowchart will enable data or programs to be written to flash memory without subjecting the device to voltage stress or sacrificing program data reliability. Programming should be carried out 128 bytes at a time.


Following the elapse of 1.0 μ s or more after the SWEn bit is set to 1 in flash memory control register n (FLMCRn), 128-byte program data is stored in the program data area and reprogram data area, and the 128-byte data in the reprogram data area written consecutively to the write addresses. The lower 8 bits of the start address written to must be H'00, or H'80. One hundred and twenty-eight consecutive byte data transfers are performed. The program address and program data are latched in the flash memory. A 128-byte data transfer must be performed even if writing fewer than 128 bytes; in this case, H'FF data must be written to the extra addresses. Next, the watchdog timer is set to prevent overprogramming in the event of program runaway, etc. Set 6.6 ms as the WDT overflow period. After this, preparation for program mode (program setup) is carried out by setting the PSUn bit in FLMCRn, and after the elapse of 50 μ s or more, the operating mode is switched to program mode by setting the Pn bit in FLMCRn. The time during

which the Pn bit is set is the flash memory programming time. Make a program setting for one programming operation using the table in the programming flowchart.

7.5.2 Program-Verify Mode

In program-verify mode, the data written in program mode is read to check whether it has been correctly written in the flash memory.

After the elapse of a given programming time, the programming mode is exited (the P bit in FLMCR1 is cleared, then the PSU bit in FLMCR2 is cleared at least 5 μ s later). The watchdog timer is cleared after the elapse of 5 μ s or more, and the operating mode is switched to program-verify mode by setting the PVn bit in FLMCRn. Before reading in program-verify mode, a dummy write of H'FF data should be made to the addresses to be read. The dummy write should be executed after the elapse of 4 μ s or more. When the flash memory is read in this state (verify data is read in 16-bit units), the data at the latched address is read. Wait at least 2 μ s after the dummy write before performing this read operation. Next, the originally written data is compared with the verify data, and reprogram data is computed (see figure 7.12) and transferred to the reprogram data area. After 128 bytes of data have been verified, exit program-verify mode, wait for at least TBD μ s, then clear the SWEn bit in FLMCRn. If reprogramming is necessary, set program mode again, and repeat the program/program-verify sequence as before. However, ensure that the program/program-verify sequence is not repeated more than 1,000 times on the same bits.



Perform programming after erasing data. Do not perform additional programming to addresses that have already been written to.

- Notes: 1. Data transfer is performed by byte transfer. The lower eight bits of the start address must be H'00 or H'80. A 128-byte data transfer must be performed even if writing fewer than 128 bytes; in this case, H'FF must be written to the extra addresses.
 2. Verify data is read in 16-bit (word) units.
 3. Even in case of the bit which is already-programmed in the 128-byte programming loop, perform additional programming if the bit fails at the next verify.
 4. An area for storing program data (128 bytes), reprogram data (128 bytes), and additional program (128bytes) must be provided in RAM. The contents of the reprogram and additional program areas are rewritten as programming processes.
 5. A 30 μs or 200 μs programming pulse must be applied.
 For details on programming pulse, refer to Notes*6.
 To perform additional data programming, apply a programming pulse of 10 μs. Reprogram data 'X' is the reprogram data after program pulse is applied.

Reprogram Data Calculation Table

Source Data (D)	Verify data (V)	Reprogram data (X)	Comments
0	0	1	Programming completed
0	1	0	Programming incomplete: reprogram
1	0	1	
1	1	1	Still in erased state; no action

Additional program data calculation table

Reprogram data (X)	Verify data (V)	Additional program data (Y)	Comments
0	0	0	Additional programming performed
0	1	1	Additional programming not performed
1	0	1	
1	1	1	Additional programming not performed

Figure 7.12 Program/Program-Verify Flowchart


7.5.3 Erase Mode (n = 1 when the target address range is H'00000 to H'3FFFF and n = 2 when the target address range is H'40000 to H'47FFF)

Flash memory erasing should be performed block by block following the procedure shown in the erase/erase-verify flowchart (single-block erase) shown in figure 7.13.

To perform data or program erasure, make a 1 bit setting for the flash memory area to be erased in erase block register 1 or 2 (EBR1 or EBR2) at least 1 μ s after setting the SWEn bit to 1 in flash memory control register n (FLMCRn). Next, the watchdog timer is set to prevent overerasing in the event of program runaway, etc.

Set more than 19.8 ms as the WDT overflow period. After this, preparation for erase mode (erase setup) is carried out by setting the ESUn bit in FLMCRn, and after a elapse of 100 μ s or more, the operating mode is switched to erase mode by setting the En bit in FLMCRn. The time during which the En bit is set is the flash memory erase time. Ensure that erase time does not exceed 10 ms.

Note: With flash memory erasing, preprogramming (setting all data in the memory to be erased to 0) is not necessary before starting the erase procedure.



- Notes:
1. Preprogramming (setting erase block data to all 0) is not necessary.
 2. Verify data is read in 16-bit (word) units.
 3. Set only one bit in EBR. More than two bit cannot be set.
 4. Erasing is performed in block units. To erase a number of blocks, the individual blocks must be erased sequentially.

Figure 7.13 Erase/Erase-Verify Flowchart

7.5.4 Erase-Verify Mode (n = 1 when the target address range is H'00000 to H'3FFFF and n = 2 when the target address range is H'40000 to H'47FFF)

In erase-verify mode, data is read after memory has been erased to check whether it has been correctly erased.

After the elapse of the erase time, erase mode is exited (the En bit in FLMCRn is cleared, then the ESUn bit is cleared at least 10 μ s later), the watchdog timer is cleared after the elapse of 10 μ s or more, and the operating mode is switched to erase-verify mode by setting the EVn bit in FLMCRn. Before reading in erase-verify mode, a dummy write of H'FF data should be made to the addresses to be read. The dummy write should be executed after the elapse of 6.0 μ s or more. When the flash memory is read in this state (verify data is read in 16-bit units), the data at the latched address is read. Wait at least 2 μ s after the dummy write before performing this read operation. If the read data has been erased (all 1), a dummy write is performed to the next address, and erase-verify is performed. If the read data has not been erased, set erase mode again, and repeat the erase/erase-verify sequence in the same way. However, ensure that the erase/erase-verify sequence is not repeated more than 100 times. When verification is completed, exit erase-verify mode, and wait for at least 4 μ s. If erasure has been completed on all the erase blocks, clear the SWEn bit in FLMCRn. If there are any unerased blocks, make a 1 bit setting for the flash memory area to be erased, and repeat the erase/erase-verify sequence in the same way.

7.6 Flash Memory Protection

There are three kinds of flash memory program/erase protection: hardware protection, software protection, and error protection.

7.6.1 Hardware Protection

Hardware protection refers to a state in which programming/erasing of flash memory is forcibly disabled or aborted. Hardware protection is reset by settings in flash memory control registers 1 and 2 (FLMCR1, FLMCR2) and erase block registers 1 and 2 (EBR1, EBR2). (See table 7.6.)

In error protected state, the FLMCR1, FLMCR2, EBR1, and EBR2 settings are maintained.

Table 7.6 Hardware Protection

Item	Description	Functions	
		Program	Erase
FWE pin protection	When a low level is input to the FWE pin, FLMCR1, FLMCR2 (excluding the FLER bit), EBR1, and EBR2 are initialized, and the program/erase-protected state is entered	Yes	Yes
Reset/standby protection	- In a reset (including a WDT overflow reset) and in standby mode, FLMCR1, FLMCR2, EBR1, and EBR2 are initialized, and the program/erase-protected state is entered - In a reset via the $\overline{\text{RES}}$ pin, the reset state is not entered unless the $\overline{\text{RES}}$ pin is held low until oscillation stabilizes after powering on. In the case of a reset during operation, hold the $\overline{\text{RES}}$ pin low for the RES pulse width specified in the AC characteristics	Yes	Yes

7.6.2 Software Protection

Software protection can be implemented by setting the SWE1 bit in FLMCR1 and SWE2 bit in FLMCR2 and erase block registers 1 and 2 (EBR1, EBR2). When software protection is in effect, setting the P1 or E1 bit in flash memory control register 1 (FLMCR1) or P2 or E2 bit in flash memory control register 2 (FLMCR2) does not cause a transition to program mode or erase mode. (See table 7.7.)

Table 7.7 Software Protection

Item	Description	Functions	
		Program	Erase
SWE bit protection	Clearing the SWE bit to 0 in FLMCR1 sets the program/erase-protected state for all blocks (Execute in on-chip RAM or external memory)	Yes	Yes
Block specification protection	- Erase protection can be set for individual blocks by settings in erase block registers 1 and 2 (EBR1, EBR2) - Setting EBR1 and EBR2 to H'00 places all blocks in the erase-protected state	–	Yes

7.6.3 Error Protection

In error protection, an error is detected when MCU runaway occurs during flash memory programming/erasing, or operation is not performed in accordance with the program/erase algorithm, and the program/erase operation is aborted. Aborting the program/erase operation prevents damage to the flash memory due to overprogramming or overerasing.

If the MCU malfunctions during flash memory programming/erasing, the FLER bit is set to 1 in FLMCR2 and the error protection state is entered. The FLMCR1, FLMCR2, EBR1, and EBR2 settings are retained, but program mode or erase mode is aborted at the point at which the error occurred. Program mode or erase mode cannot be re-entered by re-setting the P or E bit. However, PV1, PV2, EV1 and EV2 bit setting is enabled, and a transition can be made to verify mode.

FLER bit setting conditions are as follows:

- When flash memory is read during programming/erasing (including a vector read or instruction fetch)
- Immediately after exception handling (excluding a reset) during programming/erasing
- When a SLEEP instruction (including standby) is executed during programming/erasing

Error protection is released only by a reset and in hardware standby mode.

Figure 7.14 shows the flash memory state transition diagram.




Figure 7.14 Flash Memory State Transitions

7.7 Interrupt Handling when Programming/Erasing Flash Memory

All interrupts, including NMI input is disabled when flash memory is being programmed or erased (when the P1 or E1 bit is set in FLMCR1, or the P2 or E2 bit is set in FLMR2), and while the boot program is executing in boot mode¹, to give priority to the program or erase operation. There are three reasons for this:

- Interrupt during programming or erasing might cause a violation of the programming or erasing algorithm, with the result that normal operation could not be assured.
- In the interrupt exception handling sequence during programming or erasing, the vector would not be read correctly², possibly resulting in MCU runaway.
- If interrupt occurred during boot program execution, it would not be possible to execute the normal boot mode sequence.

For these reasons, in on-board programming mode alone there are conditions for disabling interrupt, as an exception to the general rule. However, this provision does not guarantee normal erasing and programming or MCU operation. All requests, including NMI input, must therefore be disabled inside and outside the MCU during FWE application. Interrupt is also disabled in the error-protection state while the P1 or E1 bit remains set in FLMCR1, or P2 or E2 bit remains set in FLMCR2.

- Notes:
1. Interrupt requests must be disabled inside and outside the MCU until data write by the write control program (vector table and NMI processing program) is complete.
 2. The vector may not be read correctly in this case for the following two reasons:
 - If flash memory is read while being programmed or erased (while the P or E bit is set in FLMCR1), correct read data will not be obtained (undetermined values will be returned).
 - If the interrupt entry in the NMI vector table has not been programmed yet, interrupt exception handling will not be executed correctly.

7.8 Flash Memory Writer Mode

7.8.1 Writer Mode Setting

Programs and data can be written and erased in writer mode as well as in the on-board programming modes. In writer mode, flash memory read mode, auto-program mode, auto-erase mode, and status read mode are supported with these device types. In auto-program mode, auto-erase mode, and status read mode, a status polling procedure is used, and in status read mode, detailed internal signals are output after execution of an auto-program or auto-erase operation.

7.8.2 Socket Adapters and Memory Map

In writer mode, a socket adapter is mounted on the writer programmer. The socket adapter product codes are listed in table 7.8. Figure 7.15 shows the memory map in writer mode.

Table 7.8 Socket Adapter Product Codes

Product Codes	Package	Socket Adapter Product Code
HD64F2199	112-pin QFP	TBD




Figure 7.15 Memory Map in Writer Mode

7.8.3 Writer Mode Operation

Table 7.9 shows how the different operating modes are set when using writer mode, and table 7.10 lists the commands used in writer mode. Details of each mode are given below.

- **Memory Read Mode:** Memory read mode supports byte reads.
- **Auto-Program Mode:** Auto-program mode supports programming of 128 bytes at a time. Status polling is used to confirm the end of auto-programming.
- **Auto-Erase Mode:** Auto-erase mode supports automatic erasing of the entire flash memory. Status polling is used to confirm the end of auto-erasing.
- **Status Read Mode:** Status polling is used for auto-programming and auto-erasing, and normal termination can be confirmed by reading the IO6 signal. In status read mode, error information is output if an error occurs.

Table 7.9 Settings for Each Operating Mode in Writer Mode

Mode	Pin Names					
	FWE	$\overline{\text{CE}}$	$\overline{\text{OE}}$	$\overline{\text{WE}}$	IO0 to IO7	A0 to A17
Read	H or L	L	L	H	Data output	Ain
Output disable	H or L	L	H	H	Hi-z	X
Command write	H or L ^{*3}	L	H	L	Data input	Ain ^{*2}
Chip disable ^{*1}	H or L	H	X	X	Hi-z	X

Notes: 1. Chip disable is not a standby state; internally, it is an operation state.

2. Ain indicates that there is also address input in auto-program mode.

3. For command writes when making a transition to auto-program or auto-erase mode, input a high level to the FWE pin.

Table 7.10 Writer Mode Commands

Command Name	Number of Cycles	1st Cycle			2nd Cycle		
		Mode	Address	Data	Mode	Address	Data
Memory read mode	1 + n	write	X	H'00	Read	RA	Dout
Auto-program mode	129	write	X	H'40	write	WA	Din
Auto-erase mode	2	write	X	H'20	write	X	H'20
Status read mode	2	write	X	H'71	write	X	H'71

Notes: 1. In auto-program mode. 129 cycles are required for command writing by a simultaneous 128-byte write.

2. In memory read mode, the number of cycles depends on the number of address write cycles (n).

7.8.4 Memory Read Mode

- After the end of an auto-program, auto-erase, or status read operation, the command wait state is entered. To read memory contents, a transition must be made to memory read mode by means of a command write before the read is executed.
- Command writes can be performed in memory read mode, just as in the command wait state.
- Once memory read mode has been entered, consecutive reads can be performed.
- After power-on, memory read mode is entered.

Table 7.11 AC Characteristics in Memory Read Mode (1)

– Preliminary –

Conditions: $V_{CC} = 5.0\text{ V} \pm 10\%$, $V_{SS} = 0\text{ V}$, $T_a = 25^\circ\text{C} \pm 5^\circ\text{C}$

Item	Symbol	Min	Max	Unit	Notes
Command write cycle	t_{nxtc}	20	—	μs	
$\overline{\text{CE}}$ hold time	t_{ceh}	0	—	ns	
$\overline{\text{CE}}$ setup time	t_{ces}	0	—	ns	
Data hold time	t_{dh}	50	—	ns	
Data setup time	t_{ds}	50	—	ns	
Write pulse width	t_{wep}	70	—	ns	
$\overline{\text{WE}}$ rise time	t_r	—	30	ns	
$\overline{\text{WE}}$ fall time	t_f	—	30	ns	




Figure 7.16 Memory Read Mode Timing Waveforms after Command Write

Table 7.12 AC Characteristics when Entering Another Mode from Memory Read Mode
– Preliminary –

Conditions: $V_{CC} = 5.0\text{ V} \pm 10\%$, $V_{SS} = 0\text{ V}$, $T_a = 25^\circ\text{C} \pm 5^\circ\text{C}$

Item	Symbol	Min	Max	Unit	Notes
Command write cycle	t_{nxtc}	20	—	μs	
$\overline{\text{CE}}$ hold time	t_{ceh}	0	—	ns	
$\overline{\text{CE}}$ setup time	t_{ces}	0	—	ns	
Data hold time	t_{dh}	50	—	ns	
Data setup time	t_{ds}	50	—	ns	
Write pulse width	t_{wep}	70	—	ns	
$\overline{\text{WE}}$ rise time	t_r	—	30	ns	
$\overline{\text{WE}}$ fall time	t_f	—	30	ns	




Figure 7.17 Timing Waveforms when Entering Another Mode from Memory Read Mode

Conditions: $V_{CC} = 5.0\text{ V} \pm 10\%$, $V_{SS} = 0\text{ V}$, $T_a = 25^\circ\text{C} \pm 5^\circ\text{C}$

Item	Symbol	Min	Max	Unit	Notes
Access time	t_{acc}	—	20	μs	
$\overline{\text{CE}}$ output delay time	t_{ce}	—	150	ns	
$\overline{\text{OE}}$ output delay time	t_{oe}	—	150	ns	
Output disable delay time	t_{df}	—	100	ns	
Data output hold time	t_{oh}	5	—	ns	




Figure 7.18 Timing Waveforms for $\overline{\text{CE}}/\overline{\text{OE}}$ Enable State Read




Figure 7.19 Timing Waveforms for $\overline{\text{CE}}/\overline{\text{OE}}$ Clocked Read

7.8.5 Auto-Program Mode

AC Characteristics

Table 7.14 AC Characteristics in Auto-Program

– Preliminary –

Conditions: $V_{CC} = 5.0 \text{ V} \pm 10\%$, $V_{SS} = 0 \text{ V}$, $T_a = 25^\circ\text{C} \pm 5^\circ\text{C}$

Item	Symbol	Min	Max	Unit	Notes
Command write cycle	t_{nxtc}	20	—	μs	
$\overline{\text{CE}}$ hold time	t_{ceh}	0	—	ns	
$\overline{\text{CE}}$ setup time	t_{ces}	0	—	ns	
Data hold time	t_{dh}	50	—	ns	
Data setup time	t_{ds}	50	—	ns	
Write pulse width	t_{wep}	70	—	ns	
Status polling start time	t_{wsts}	1	—	ms	
Status polling access time	t_{spa}	—	150	ns	
Address setup time	t_{as}	0	—	ns	
Address hold time	t_{ah}	60	—	ns	
Memory write time	t_{write}	1	3000	ms	
$\overline{\text{WE}}$ rise time	t_r	—	30	ns	
$\overline{\text{WE}}$ fall time	t_f	—	30	ns	
Write setup time	t_{pns}	100	—	ns	
Write end setup time	t_{pnih}	100	—	ns	




Figure 7.20 Auto-Program Mode Timing Waveforms

Notes on Use of Auto-Program Mode

- In auto-program mode, 128 bytes are programmed simultaneously. This should be carried out by executing 128 consecutive byte transfers.
- A 128-byte data transfer is necessary even when programming fewer than 128 bytes. In this case, H'FF data must be written to the extra addresses.
- The lower 8 bits of the transfer address must be H'00 or H'80. If a value other than an effective address is input, processing will switch to a memory write operation but a write error will be flagged.
- Memory address transfer is performed in the second cycle (figure 7.20). Do not perform transfer after the second cycle.
- Do not perform a command write during a programming operation.
- Perform one auto-programming operation for a 128-byte block for each address. Characteristics are not guaranteed for two or more programming operations.
- Confirm normal end of auto-programming by checking IO6. Alternatively, status read mode can also be used for this purpose (IO7 status polling uses the auto-program operation end identification pin).
- The status polling IO6 and IO7 pin information is retained until the next command write. Until the next command write is performed, reading is possible by enabling $\overline{\text{CE}}$ and $\overline{\text{OE}}$.

AC Characteristics

Table 7.15 AC Characteristics in Auto-Erase Mode – Preliminary –

Conditions: $V_{CC} = 5.0\text{ V} \pm 10\%$, $V_{SS} = 0\text{ V}$, $T_a = 25^{\circ}\text{C} \pm 5^{\circ}\text{C}$

Item	Symbol	Min	Max	Unit	Notes
Command write cycle	t_{nxtc}	20	—	μs	
$\overline{\text{CE}}$ hold time	t_{ceh}	0	—	ns	
$\overline{\text{CE}}$ setup time	t_{ces}	0	—	ns	
Data hold time	t_{dh}	50	—	ns	
Data setup time	t_{ds}	50	—	ns	
Write pulse width	t_{wep}	70	—	ns	
Status polling start time	t_{ests}	1	—	ms	
Status polling access time	t_{spa}	—	150	ns	
Memory erase time	t_{erase}	100	40000	ms	
$\overline{\text{WE}}$ rise time	t_r	—	30	ns	
$\overline{\text{WE}}$ fall time	t_f	—	30	ns	
Erase setup time	t_{ens}	100	—	ns	
Erase end setup time	t_{enh}	100	—	ns	




Figure 7.21 Auto-Erase Mode Timing Waveforms

Notes on Use of Erase-Program Mode

- Auto-erase mode supports only entire memory erasing.
- Do not perform a command write during auto-erasing.
- Confirm normal end of auto-erasing by checking IO6. Alternatively, status read mode can also be used for this purpose (IO7 status polling uses the auto-erase operation end identification pin).
- The status polling IO6 and IO7 pin information is retained until the next command write. Until the next command write is performed, reading is possible by enabling CE and OE.

7.8.7 Status Read Mode

Status read mode is used to identify what type of abnormal end has occurred. Use this mode when an abnormal end occurs in auto-program mode or auto-erase mode.

The return code is retained until a command write for other than status read mode is performed.

Table 7.16 AC Characteristics in Status Read Mode

– Preliminary –

Conditions: $V_{CC} = 5.0\text{ V} \pm 10\%$, $V_{SS} = 0\text{ V}$, $T_a = 25^\circ\text{C} \pm 5^\circ\text{C}$

Item	Symbol	Min	Max	Unit	Notes
Command write cycle	t_{nxtc}	20	—	μs	
$\overline{\text{CE}}$ hold time	t_{ceh}	0	—	ns	
$\overline{\text{CE}}$ setup time	t_{ces}	0	—	ns	
Data hold time	t_{dh}	50	—	ns	
Data setup time	t_{ds}	50	—	ns	
Write pulse width	t_{wep}	70	—	ns	
$\overline{\text{OE}}$ output delay time	t_{oe}	—	150	ns	
Disable delay time	t_{df}	—	100	ns	
$\overline{\text{CE}}$ output delay time	t_{ce}	—	150	ns	
$\overline{\text{WE}}$ rise time	t_r	—	30	ns	
$\overline{\text{WE}}$ fall time	t_f	—	30	ns	

7.8.8 Status Polling

The IO7 status polling flag indicates the operating status in auto-program or auto-erase mode.

The IO6 status polling flag indicates a normal or abnormal end in auto-program or auto-erase mode.

Table 7.18 Status Polling Output Truth Table

Pin Names	Internal Operation in Progress	Abnormal End	—	Normal End
IO7	0	1	0	1
IO6	0	0	1	1
IO0 to IO5	0	0	0	0

7.8.9 Writer Mode Transition Time

Commands cannot be accepted during the oscillation stabilization period or the writer mode setup period. After the writer mode setup time, a transition is made to memory read mode.

Table 7.19 Command Wait State Transition Time Specifications

Item	Symbol	Min	Max	Unit	Notes
Standby release (oscillation stabilization time)	t_{osc1}	10	—	ms	
Writer mode setup time	t_{bmV}	10	—	ms	
V_{CC} hold time	t_{dwn}	0	—	ms	




Figure 7.23 Oscillation Stabilization Time, Boot Program Transfer Time, and Power Supply Fall Sequence

7.8.10 Notes on Memory Programming

- When programming addresses which have previously been programmed, carry out auto-erasing before auto-programming.
- When performing programming using writer mode on a chip that has been programmed/erased in an on-board programming mode, auto-erasing is recommended before carrying out auto-programming.

Notes: 1. The flash memory is initially in the erased state when the device is shipped by Hitachi. For other chips for which the erasure history is unknown, it is recommended that auto-erasing be executed to check and supplement the initialization (erase) level.

2. Auto-programming should be performed once only on the same address block.

7.9 Notes when Converting the F-ZTAT Application Software to the Mask-ROM Versions

Please note the following when converting the F-ZTAT application software to the mask-ROM versions.

The values read from the internal registers for the flash ROM of the mask-ROM version and F-ZTAT version differ as follows.

Register	Bit	Status	
		F-ZTAT Version	Mask-ROM Version
FLMCR1	FWE	0: Application software running	0: Is not read out
		1: Programming	1: Application software running

Note: This difference applies to all the F-ZTAT versions and all the mask-ROM versions that have different ROM size.

Section 8 RAM

8.1 Overview

The H8S/2199, H8S/2198, H8S/2197, and H8S/2196 have 3 kbytes of on-chip high-speed static RAM, and the H8S/2199 F-ZTAT has 8 kbytes. The on-chip RAM is connected to the CPU by a 16-bit data bus, enabling both byte data and word data to be accessed in one state. This makes it possible to perform fast word data transfer.

8.1.1 Block Diagram

Figure 8.1 shows a block diagram of the on-chip RAM.




Figure 8.1 Block Diagram of RAM (H8S/2199)

Section 9 Clock Pulse Generator

9.1 Overview

This LSI has a built-in clock pulse generator (CPG) that generates the system clock (ϕ), the bus master clock, and internal clocks.

The clock pulse generator consists of a system clock oscillator, a duty adjustment circuit, clock selection circuit, medium-speed clock divider, subclock oscillator, and subclock division circuit.

9.1.1 Block Diagram

Figure 9.1 shows a block diagram of the clock pulse generator.




Figure 9.1 Block Diagram of Clock Pulse Generator

9.1.2 Register Configuration

The clock pulse generator is controlled by SBYCR and LPWRCR. Table 9.1 shows the register configuration.

Table 9.1 CPG Registers

Name	Abbreviation	R/W	Initial Value	Address*
Standby control register	SBYCR	R/W	H'00	H'FFEA
Low-power control register	LPWRCR	R/W	H'00	H'FFEB

Note: * Lower 16 bits of the address.

9.2 Register Descriptions

9.2.1 Standby Control Register (SBYCR)

Bit:	7	6	5	4	3	2	1	0
	SSBY	STS2	STS1	STS0	—	—	SCK1	SCK0
Initial value:	0	0	0	0	0	0	0	0
R/W:	R/W	R/W	R/W	R/W	—	—	R/W	R/W

SBYCR is an 8-bit readable/writable register that performs power-down mode control. Only bits 0 and 1 are described here. For a description of the other bits, see section 4.2.1, Standby Control Register (SBYCR). SBYCR is initialized to H'00 by a reset.

Bits 1 and 0—System Clock Select 1 and 0 (SCK1, SCK0): These bits select the bus master clock for high-speed mode and medium-speed mode.

Bit 1	Bit 0	Description
SCK1	SCK0	
0	0	Bus master is in high-speed mode (Initial value)
	1	Medium-speed clock is $\phi/16$
1	0	Medium-speed clock is $\phi/32$
	1	Medium-speed clock is $\phi/64$

9.2.2 Low-Power Control Register (LPWRCR)

Bit :	7	6	5	4	3	2	1	0
	DTON	LSON	NESEL	—	—	—	SA1	SA0
Initial value :	0	0	0	0	0	0	0	0
R/W :	R/W	R/W	R/W	—	—	—	R/W	R/W

LPWRCR is an 8-bit readable/writable register that performs power-down mode control. Only bit 1 and 0 is described here. For a description of the other bits, see section 4.2.2, Low-Power Control Register (LPWRCR). LPWRCR is initialized to H'00 by a reset.

Bits 1 and 0—Subactive Mode Clock Select (SA1, SA0): Selects CPU clock for subactive mode. In subactive mode, writes are disabled.

Bit 1	Bit 0	Description
SA1	SA0	
0	0	CPU operating clock is $\phi_w/8$ (Initial value)
	1	CPU operating clock is $\phi_w/4$
1	*	CPU operating clock is $\phi_w/2$

Note: * Don't care

9.3 Oscillator

Clock pulses can be supplied by connecting a crystal resonator, or by input of an external clock.

9.3.1 Connecting a Crystal Resonator

Circuit Configuration: A crystal resonator can be connected as shown in the example in figure 9.2. An AT-cut parallel-resonance crystal should be used.




Figure 9.2 Connection of Crystal Resonator (Example)

Crystal Resonator: Figure 9.3 shows the equivalent circuit of the crystal resonator. Use a crystal resonator that has the characteristics shown in table 9.2 and the same frequency as the system clock (ϕ).




Figure 9.3 Crystal Resonator Equivalent Circuit

Table 9.2 Crystal Resonator Parameters

Frequency (MHz)	8	10
$R_s\text{max} (\Omega)$	80	60
$C_o\text{max} (\text{pF})$	7	7

Note on Board Design: When a crystal resonator is connected, the following points should be noted.

Other signal lines should be routed away from the oscillator circuit to prevent induction from interfering with correct oscillation. See figure 9.4.

When designing the board, place the crystal resonator and its load capacitors as close as possible to the OSC1 and OSC2 pins.




Figure 9.4 Example of Incorrect Board Design

9.3.2 External Clock Input

Circuit Configuration: An external clock signal can be input as shown in the examples in figure 9.5. If the OSC2 pin is left open, make sure that stray capacitance is no more than 10 pF.

In example (b), make sure that the external clock is held high in standby mode, subactive mode, subsleep mode, and watch mode.




Figure 9.5 External Clock Input (Examples)

External Clock: The external clock signal should have the same frequency as the system clock (ϕ).

Table 9.3 and figure 9.6 show the input conditions for the external clock.

Table 9.3 External Clock Input Conditions

Item	Symbol	$V_{CC} = 4.0 \text{ to } 5.5 \text{ V}$		Unit	Test Conditions
		Min	Max		
External clock input low pulse width	t_{EXL}	40	—	ns	Figure 9.6
External clock input high pulse width	t_{EXH}	40	—	ns	
External clock rise time	t_{EXr}	—	10	ns	
External clock fall time	t_{EXf}	—	10	ns	




Figure 9.6 External Clock Input Timing

Table 9.4 shows the external clock output settling delay time, and figure 9.7 shows the external clock output settling delay timing. The oscillator and duty adjustment circuit have a function for adjusting the waveform of the external clock input at the OSC1 pin. When the prescribed clock signal is input at the OSC1 pin, internal clock signal output is fixed after the elapse of the external clock output settling delay time (t_{DEXT}). As the clock signal output is not fixed during the t_{DEXT} period, the reset signal should be driven low to maintain the reset state.

Table 9.4 External Clock Output Settling Delay Time

Conditions: $V_{CC} = 4.0\text{ V to }5.5\text{ V}$, $AV_{CC} = 4.0\text{ V to }5.5\text{ V}$, $V_{SS} = AV_{SS} = 0\text{ V}$

Item	Symbol	Min	Max	Unit	Notes
External clock output settling delay time	t_{DEXT}^*	500	—	μs	Figure 9.7

Note: * t_{DEXT} includes $20\ t_{\text{CYC}}$ of $\overline{\text{RES}}$ pulse width (t_{RESW}).




Figure 9.7 External Clock Output Settling Delay Timing

9.4 Duty Adjustment Circuit

When the oscillator frequency is 5 MHz or higher, the duty adjustment circuit adjusts the duty cycle of the clock signal from the oscillator to generate the system clock (ϕ).

9.5 Medium-Speed Clock Divider

The medium-speed divider divides the system clock to generate $\phi/16$, $\phi/32$, and $\phi/64$ clocks.

9.6 Bus Master Clock Selection Circuit

The bus master clock selection circuit selects the system clock (ϕ) or one of the medium-speed clocks ($\phi/16$, $\phi/32$ or $\phi/64$) to be supplied to the bus master (CPU), according to the settings of bits SCK2 to SCK0 in SBYCR.

9.7 Subclock Oscillator Circuit

9.7.1 Connecting 32.768 kHz Crystal Resonator

When using a subclock, connect a 32.768 kHz crystal resonator to X1 and X2 pins as shown in figure 9.8.

For precautions on connecting, see Note on Board Design, in section 9.3.1 Connecting a Crystal Resonator.




Figure 9.8 Connecting a 32.768 kHz Crystal Resonator (Example)

Figure 9.9 shows a crystal resonator equivalent circuit.




Figure 9.9 32.768 kHz Crystal Resonator Equivalent Circuit

9.7.2 When Subclock is not Needed

Connect X1 pin to V_{CL} , and X2 pin should remain open as shown in figure 9.10.




Figure 9.10 Terminal When Subclock is not Needed

9.8 Subclock Waveform Shaping Circuit

To eliminate noise in the subclock input from the X1 pin, this circuit samples the clock using a clock obtained by dividing the ϕ clock. The sampling frequency is set with the NESEL bit in LPWRCR. For details, see section 4.2.2, Low-Power Control Register (LPWRCR). The clock is not sampled in subactive mode, subsleep mode, or watch mode.

9.9 Notes on the Resonator

Resonator characteristics are closely related to the user board design. Perform appropriate assessment of resonator connection, mask version and F-ZTAT[™], by referring to the connection example given in this section. The resonator circuit rate differs depending on the free capacity of the resonator and the execution circuit, so consult with the resonator manufacturer before determination. Make sure the voltage applied to the resonator pin does not exceed the maximum rated voltage.

10.1 Overview

10.1.1 Port Functions

This LSI has seven 8-bit I/O ports (including one CMOS high-current port), and one 8-bit input port. Table 10.1 shows the functions of each port. Each I/O port has a port control register (PCR) that controls an input and output and a port data register (PDR) for storing output data. The input and output can be controlled in a unit of bit. The pin whose peripheral function is used both as an alternative function can set the pin function in a unit of bit by a port mode register (PMR).

10.1.2 Port Input

- Reading a Port
 - When a general port of PCR = 0 (input) is read, the pin level is read.
 - When a general port of PCR = 1 (output) is read, the value of the corresponding PDR bit is read.
 - When the pins (excluding AN7 to AN0 and RPB7 to RP0 pins) set to the peripheral function are read, the results are as given in items (1) and (2) according to the PCR value.

- Processing Input Pins

The general input port or general I/O port is gated by read signals. Unused pins can be left open if they are not read. However, if an open pin is read, a feedthrough current may apply during the read period according to an intermediate level. The read period is about one-state. Relevant ports: P0, P1, P2, P3, P4, P5, P6, P7, and P8

When an alternative pin is set to an alternative function other than the general I/O, always set the pin level to a high or low level. If the pin is left open, a feedthrough current applies according to an intermediate level, which adversely affects reliability, causes malfunctions, and in the worst case may damage the pin.

Because the PMR is not initialized in low power consumption mode, pay attention to the pin input level after the mode has been shifted to the low power consumption mode.

Relevant pins: $\overline{IC}$, $\overline{IRQ0}$ to $\overline{IRQ5}$, SCK1, SI1, SDA1, SCL1, SDA0, SCL0, SYNCI, FTIA, FTIB, FTIC, FTID, RPTRG, TMBI, $\overline{ADTRG}$, EXCTL, COMP, DPG, EXCAP, and EXTTRG

Table 10.1 Port Functions

Port	Description	Pins	Alternative Functions	Function Switching Register
Port 0	P07 to P00 input-only ports	P07/AN7 to P00/AN0	Analog data input channels 7 to 0	PMR0
Port 1	P17 to P10 I/O ports (Built-in MOS pull-up transistors)	P17/TMOW	Prescaler unit frequency division clock output	PMR1
		P16/IC	Prescaler unit input capture input	
		P15/IRQ5 to P10/IRQ0	External interrupt request input	
Port 2	P27 to P20 I/O ports (Built-in MOS pull-up transistors)	P27/SYNCI	Formatless serial clock input	STCR ICCR
		P26/SCL0	I ² C bus interface clock I/O	
		P25/SDA0	I ² C bus interface data I/O	
		P24/SCL1	I ² C bus interface clock I/O	SMR SCR
		P23/SDA1	I ² C bus interface data I/O	
		P22/SCK1	SCI1 clock I/O	
		P21/SO1	SCI1 transmit data output	
Port 3	P37 to P30 I/O ports (Built-in MOS pull-up transistors)	P20/SI1	SCI1 receive data input	PMR3
		P37/TMO	Timer J timer output	
		P36/BUZZ	Timer J buzzer output	
		P35/PWM3 to P32/PWM0	8-bit PWM output	
		P31/SV2 P30/SV1	Servo monitor output	
Port 4	P47 to P40 I/O ports	P47/RPTRG	Realtime output port trigger input	—
		P46/FTOB	Timer X output compare B output	TOCR
		P45/FTOA	Timer X output compare A output	
		P44/FTID	Timer X input capture D input	—
		P43/FTIC	Timer X input capture C input	
		P42/FTIB	Timer X input capture B input	
		P41/FTIA	Timer X input capture A input	
Port 6	P63 to P60 I/O ports	P40/PWM14	14-bit PWM output	PMR4
		P67/RP7/ TMBI	Realtime output port Timer B event output	PMR6 PMRA
		P66/RP6/ ADTRG	Realtime output port A/D conversion start external trigger input	
		P65/RP5 to P60/RP0	Realtime output port	
Port 7	P77 to P70 I/O ports	P77/PPG7/ RPB to P74/ PPG4/RP8	PPG output Realtime output port	PMR7 PMRB
		P73/PPG3 to P70/PPG0	PPG output	

Port	Description	Pins	Alternative Functions	Function Switching Register
Port 8	P87 to P80 I/O ports	P87/DPG	DPG signal input	PMR8 PMRC
		P86/EXTTRG	External trigger signal input	
		P85/COMP/B	Pre-amplifier output result signal input	
			Color signal output (B)	
		P84/H.AMP SW/G	Pre-amplifier output select signal input	
			Color signal output (G)	
		P83/C.Rotary/R	Control signal output for processing color signals	
			Color signal output (R)	
		P82/EXCTL	External CTL signal input	
		P81/EXCAP/YBO	External capstan signal input	
			OSD character position output	
		P80/YCO	OSD character data output	

Note: This LSI does not have port 5.

10.1.3 MOS Pull-Up Transistors

The MOS pull-up transistors in ports 1 to 3 can be switched on or off by the MOS pull-up select registers 1 to 3 (PUR1 to PUR3) in units of bits. Settings in PUR1 to PUR3 are valid when the pin function is set to an input by PCR1 to PCR3. If the pin function is set to an output, the MOS pull-up transistor is turned off. Figure 10.1 shows the circuit configuration of a pin with a MOS pull-up transistor.




Figure 10.1 Circuit Configuration of Pin with MOS Pull-Up Transistor

10.2 Port 0

10.2.1 Overview

Port 0 is an 8-bit input-only port. Table 10.2 shows the port 0 configuration.

Port 0 consists of pins that are used both as standard input ports (P07 to P00) and analog input channels (AN7 to AN0). It is switched by port mode register 0 (PMR0).

Table 10.2 Port 0 Configuration

Port	Function	Alternative Function
Port 0	P07 (standard input port)	AN7 (analog input channel)
	P06 (standard input port)	AN6 (analog input channel)
	P05 (standard input port)	AN5 (analog input channel)
	P04 (standard input port)	AN4 (analog input channel)
	P03 (standard input port)	AN3 (analog input channel)
	P02 (standard input port)	AN2 (analog input channel)
	P01 (standard input port)	AN1 (analog input channel)
	P00 (standard input port)	AN0 (analog input channel)

10.2.2 Register Configuration

Table 10.3 shows the port 0 register configuration.

Table 10.3 Port 0 Register Configuration

Name	Abbrev.	R/W	Size	Initial Value	Address*
Port mode register 0	PMR0	R/W	Byte	H'00	H'FFCD
Port data register 0	PDR0	R	Byte	—	H'FFC0

Note: * Lower 16 bits of the address.

(1) Port Mode Register 0 (PMR0)

Bit :	7	6	5	4	3	2	1	0
	PMR07	PMR06	PMR05	PMR04	PMR03	PMR02	PMR01	PMR00
Initial value :	0	0	0	0	0	0	0	0
R/W :	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Port mode register 0 (PMR0) controls switching of each pin function of port 0. The switching is specified in a unit of bit.

PMR0 is an 8-bit read/write enable register. When reset, PMR0 is initialized to H'00.

Bits 7 to 0—P07/AN7 to P00/AN0 Pin Switching (PMR07 to PMR00): PMR07 to PMR00 sets whether the P0n/ANn pin is used as a P0n input pin or an ANn pin for the analog input channel of an A/D converter.

Bit n

PMR0n	Description
0	The P0n/ANn pin functions as a P0n input pin (Initial value)
1	The P0n/ANn pin functions as an ANn input pin

(n = 7 to 0)

(2) Port Data Register 0 (PDR0)

Bit @:	7	6	5	4	3	2	1	0
	PDR07	PDR06	PDR05	PDR04	PDR03	PDR02	PDR01	PDR00
Initial value :	—	—	—	—	—	—	—	—
R/W :	R	R	R	R	R	R	R	R

Port data register 0 (PDR0) reads the port states. When the corresponding bit of PMR0 is 0 (general input port), the pin state is read if PDR0 is read. When the corresponding bit of PMR0 is 1 (analog input channel), 1 is read if PDR0 is read.

PDR0 is an 8-bit read-only register. When PDR0 is reset, its values become undefined.

10.2.3 Pin Functions

This section describes the pin functions of port 0 and their selection methods.

P07/AN7 to P00/AN0: P07/AN7 to P00/AN0 are switched according to the PMR0n bit of PMR0 as shown below.

PMR0n	Pin Function
0	P0n input pin
1	ANn input pin

(n = 7 to 0)

10.2.4 Pin States

Table 10.4 shows the pin 0 states in each operation mode.

Table 10.4 Port 0 Pin States

Pins	Reset	Active	Sleep	Standby	Watch	Subactive	Subsleep
P07/AN7 to P00/AN0	High- impedance	High- impedance	High- impedance	High- impedance	High- impedance	High- impedance	High- impedance

10.3 Port 1

10.3.1 Overview

Port 1 is an 8-bit I/O port. Table 10.5 shows the port 1 configuration.

Port 1 consists of pins that are used both as standard I/O ports (P17 to P10) and frequency division clock output (TMOW), input capture input ($\overline{IC}$), or external interrupt request inputs ($\overline{IRQ5}$ to $\overline{IRQ0}$). It is switched by port mode register 1 (PMR1) and port control register 1 (PCR1).

Port 1 can select the functions of MOS pull-up transistors.

Table 10.5 Port 1 Configuration

Port	Function	Alternative Function
Port 1	P17 (standard I/O port)	TMOW (frequency division clock output)
	P16 (standard I/O port)	$\overline{IC}$ (input capture input)
	P15 (standard I/O port)	$\overline{IRQ5}$ (external interrupt request input)
	P14 (standard I/O port)	$\overline{IRQ4}$ (external interrupt request input)
	P13 (standard I/O port)	$\overline{IRQ3}$ (external interrupt request input)
	P12 (standard I/O port)	$\overline{IRQ2}$ (external interrupt request input)
	P11 (standard I/O port)	$\overline{IRQ1}$ (external interrupt request input)
	P10 (standard I/O port)	$\overline{IRQ0}$ (external interrupt request input)

10.3.2 Register Configuration

Table 10.6 shows the port 1 register configuration.

Table 10.6 Port 1 Register Configuration

Name	Abbrev.	R/W	Size	Initial Value	Address*
Port mode register 1	PMR1	R/W	Byte	H'00	H'FFCE
Port control register 1	PCR1	W	Byte	H'00	H'FFD1
Port data register 1	PDR1	R/W	Byte	H'00	H'FFC1
MOS pull-up select register 1	PUR1	R/W	Byte	H'00	H'FFE1

Note: * Lower 16 bits of the address.

Port Mode Register 1 (PMR1)

Bit :	7	6	5	4	3	2	1	0
	PMR17	PMR16	PMR15	PMR14	PMR13	PMR12	PMR11	PMR10
Initial value :	0	0	0	0	0	0	0	0
R/W :	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Port mode register 1 (PMR1) controls switching of each pin function of port 1. The switching is specified in a unit of bit.

PMR1 is an 8-bit read/write enable register. When reset, PMR1 is initialized to H'00.

Note the following items when the pin functions are switched by PMR1.

- If port 1 is set to an $\overline{IC}$ input pin and $\overline{IRQ5}$ to $\overline{IRQ0}$ by PMR1, the pin level needs be set to the high or low level regardless of the active mode and low power consumption mode. The pin level must not be set to an intermediate level.
- When the pin functions of P16/ $\overline{IC}$ and P15/ $\overline{IPQ5}$ to P10/ $\overline{IRQ0}$ are switched by PMR1, they are incorrectly recognized as edge detection according to the state of a pin signal and a detection signal may be generated. To prevent this, perform the operation in the following procedure.
 - Before switching the pin functions, inhibit an interrupt enable flag from being interrupted.
 - After having switched the pin functions, clear the relevant interrupt request flag to 0 by a single instruction.

Program Example:

```

:
MOV.B R0L,@IENR ..... Interrupt disabled
MOV.B R1L,@PMR1 ..... Pin function change
NOP ..... Optional instruction
BCLR m @IRQR ..... Applicable interrupt clear
MOV.B R1L,@IENR ..... Interrupt enabled
:

```

Bit 7—P17/TMOW Pin Switching (PMR17): PMR17 sets whether the P17/TMOW pin is used as a P17 I/O pin or a TMOW pin for the frequency division clock output.

Bit 7

PMR17	Description
0	The P17/TMOW pin functions as a P17 I/O pin (Initial value)
1	The P17/TMOW pin functions as a TMOW output pin

Bit 6—P16/ $\overline{\text{IC}}$ Pin Switching (PMR16): PMR16 sets whether the P16/ $\overline{\text{IC}}$ pin as a P16 I/O pin or an $\overline{\text{IC}}$ pin for the input capture input of the prescalar unit. The $\overline{\text{IC}}$ pin has a built-in noise cancel circuit. See section 21, Prescalar Unit.

Bit 6

PMR16	Description
0	The P16/ $\overline{\text{IC}}$ pin functions as a P16 I/O pin (Initial value)
1	The P16/ $\overline{\text{IC}}$ pin functions as an $\overline{\text{IC}}$ input pin

Bits 5 to 0—P15/ $\overline{\text{IRQ5}}$ to P10/ $\overline{\text{IRQ0}}$ Pin Switching (PMR15 to PMR10): PMR15 to PMR10 set whether the P1n/ $\overline{\text{IRQn}}$ pin is used as a P1n I/O pin or an $\overline{\text{IRQn}}$ pin for the external interrupt request input.

Bit n

PMR1n	Description
0	The P1n/ $\overline{\text{IRQn}}$ pin functions as a P1n I/O pin (Initial value)
1	The P1n/ $\overline{\text{IRQn}}$ pin functions as an $\overline{\text{IRQn}}$ input pin

(n = 5 to 0)

Port Control Register 1 (PCR1)

Bit :	7	6	5	4	3	2	1	0
	PCR17	PCR16	PCR15	PCR14	PCR13	PCR12	PCR11	PCR10
Initial value :	0	0	0	0	0	0	0	0
R/W :	W	W	W	W	W	W	W	W

Port control register 1 (PCR1) controls the I/Os of pins P17 to P10 of port 1 in a unit of bit. When PCR1 is set to 1, the corresponding P17 to P10 pins become output pins, and when it is set to 0, they become input pins. When the relevant pin is set to a general I/O by PMR1, settings of PCR1 and PDR1 become valid. PCR1 is an 8-bit write-only register. When PCR1 is read, 1 is read. When reset, PCR1 is initialized to H'00.

Bits 7 to 0—P17 to P10 Pin Switching (PCR17 to PCR10)

Bit n

PCR1n	Description
0	The P1n pin functions as an input pin (Initial value)
1	The P1n pin functions as an output pin

(n = 7 to 0)

Port Data Register 1 (PDR1)

Bit :	7	6	5	4	3	2	1	0
	PDR17	PDR16	PDR15	PDR14	PDR13	PDR12	PDR11	PDR10
Initial value :	0	0	0	0	0	0	0	0
R/W :	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Port data register 1 (PDR1) stores the data for the pins P17 to P10 of port 1. When PCR1 is 1 (output), the PDR1 values are directly read if port 1 is read. Accordingly, the pin states are not affected. When PCR1 is 0 (input), the pin states are read if port 1 is read.

PDR1 is an 8-bit read/ write enable register. When reset, PDR1 is initialized to H'00.

MOS Pull-Up Select Register 1 (PUR1)

Bit :	7	6	5	4	3	2	1	0
	PUR17	PUR16	PUR15	PUR14	PUR13	PUR12	PUR11	PUR10
Initial value :	0	0	0	0	0	0	0	0
R/W :	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

MOS pull-up selector register 1 (PUR1) controls the on and off of the MOS pull-up transistor of port 1. Only the pin whose corresponding bit of PCR1 was set to 0 (input) becomes valid. When the corresponding bit of PCR1 is set to 1 (output), the corresponding bit of PUR1 becomes invalid and the MOS pull-up transistor is turned off.

PUR1 is an 8-bit read/ write enable register. When reset, PUR1 is initialized to H'00.

Bits 7 to 0—P17 to P10 MOS Pull-Up Control (PCR17 to PCR10)

Bit n

PUR1n	Description
0	The P1n pin has no MOS pull-up transistor (Initial value)
1	The P1n pin has a MOS pull-up pin

(n = 7 to 0)

10.3.3 Pin Functions

This section describes the port 1 pin functions and their selection methods.

P17/TMOW: P17/TMOW is switched as shown below according to the PMR17 bit in PMR1 and the PCR17 bit in PCR1.

PMR17	PCR17	Pin Function
0	0	P17 input pin
	1	P17 output pin
1	*	TMOW output pin

Note: * Don't care

P16/ $\overline{IC}$: P16/ $\overline{IC}$ is switched as shown below according to the PMR16 bit in PMR1, the NC on/off bit in prescaler unit control/status register (PCSR), and the PCR16 bit in PCR1.

PMR16	PCR16	NC on/off	Pin Function
0	0	—	P16 input pin
	1		P16 output pin
1	*	0	$\overline{IC}$ input pin
		1	Noise cancel invalid
			Noise cancel valid

Note: * Don't care

P15/ $\overline{IRQ5}$ to P10/ $\overline{IRQ0}$: P15/ $\overline{IRQ15}$ to P10/ $\overline{IRQ0}$ are switched as shown below according to the PMR1n bit in PMR1 and the PCR1n bit in PCR1.

PMR1n	PCR1n	Pin Function
0	0	P1n input pin
	1	P1n output pin
1	*	$\overline{IRQn}$ input pin

(n = 5 to 0)

Notes: 1. * Don't care.

- The $\overline{IRQ5}$ to $\overline{IRQ0}$ input pins can select the leading or falling edge as an edge sense (the $\overline{IRQ0}$ pin can select both edges). See section 6.2.4, IRQ Edge Select Register (IEGR).
- $\overline{IRQ1}$ or $\overline{IRQ2}$ can be used as a timer J event input and $\overline{IRQ3}$ can be used as a timer R input capture input. For details, see section 13, Timer J or section 15, Timer R.

10.3.4 Pin States

Table 10.7 shows the port 1 pin states in each operation mode.

Table 10.7 Port 1 Pin States

Pins	Reset	Active	Sleep	Standby	Watch	Subactive	Subsleep
P17/TMOW P16/ $\overline{IC}$ P15/ $\overline{IRQ5}$ to P10/ $\overline{IRQ0}$	High-impedance	Operation	Holding	High-impedance	High-impedance	Operation	Holding

Note: If the $\overline{IC}$ input pin and $\overline{IRQ5}$ to $\overline{IRQ0}$ input pins are set, the pin level need be set to the high or low level regardless of the active mode and low power consumption mode. Note that the pin level must not reach an intermediate level.

10.4 Port 2

10.4.1 Overview

Port 2 is an 8-bit I/O port. Table 10.8 shows the port 2 configuration.

Port 2 consists of pins that are used both as standard I/O ports (P27 to P20) and SCI clock I/O (SCK1), receive data input (SI1), send data output (SO1), I²C bus interface clock I/O (SCL0, SCL1), or data I/O (SDA0, SDA1). It is switched by serial mode register (SMR), serial control register (SCR), and port control register 2 (PCR2).

Port 2 can select the MOS pull-up function.

Table 10.8 Port 2 Configuration

Port	Function	Alternative Function
Port 2	P27 (standard I/O port)	SYNCl (Formatless serial clock input)
	P26 (standard I/O port)	SCL0 (I ² C bus interface clock I/O)
	P25 (standard I/O port)	SDA0 (I ² C bus interface data I/O)
	P24 (standard I/O port)	SCL1 (I ² C bus interface clock I/O)
	P23 (standard I/O port)	SDA1 (I ² C bus interface data I/O)
	P22 (standard I/O port)	SCK1 (SCI1 clock I/O)
	P21 (standard I/O port)	SO1 (SCI1 transmit data output)
	P20 (standard I/O port)	SI1 (SCI1 receive data input)

10.4.2 Register Configuration

Table 10.9 shows the port 2 register configuration.

Table 10.9 Port 2 Register Configuration

Name	Abbrev.	R/W	Size	Initial Value	Address*
Port control register 2	PCR2	W	Byte	H'00	H'FFD2
Port data register 2	PDR2	R/W	Byte	H'00	H'FFC2
MOS pull-up select register 2	PUR2	R/W	Byte	H'00	H'FFE2

Note: * Lower 16 bits of the address.

Port Control Register 2 (PCR2)

Bit :	7	6	5	4	3	2	1	0
	PCR27	PCR26	PCR25	PCR24	PCR23	PCR22	PCR21	PCR20
Initial value :	0	0	0	0	0	0	0	0
R/W :	W	W	W	W	W	W	W	W

Port control register 2 (PCR2) controls the I/Os of pins P27 to P20 of port 2 in a unit of bit. When PCR2 is set to 1, the corresponding P27 to P20 pins become output pins, and when it is set to 0, they become input pins. When the relevant pin is set to a general I/O, settings of PCR2 and PDR2 are valid.

PCR2 is an 8-bit write-only register. When PCR2 is read, 1 is read. When reset, PCR2 is initialized to H'00.

Bits 7 to 0—P27 to P20 Pin Switching (PCR27 to PCR20)

Bit n	Description
0	The P2n pin functions as an input pin (Initial value)
1	The P2n pin functions as an output pin

(n = 7 to 0)

Port Data Register 2 (PDR2)

Bit :	7	6	5	4	3	2	1	0
	PDR27	PDR26	PDR25	PDR24	PDR23	PDR22	PDR21	PDR20
Initial value :	0	0	0	0	0	0	0	0
R/W :	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Port data register 2 (PDR2) stores the data for the pins P27 to P20 of port 2. When PCR2 is 1 (output), the PDR2 values are directly read if port 2 is read. Accordingly, the pin states are not affected. When PCR2 is 0 (input), the pin states are read if port 2 is read.

PDR2 is an 8-bit read/write enable register. When reset, PDR2 is initialized to H'00.

MOS Pull-Up Select Register 2 (PUR2)

Bit :	7	6	5	4	3	2	1	0
	PUR27	PUR26	PUR25	PUR24	PUR23	PUR22	PUR21	PUR20
Initial value :	0	0	0	0	0	0	0	0
R/W :	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

MOS pull-up selector register 2 (PUR2) controls the ON and OFF of the MOS pull-up transistor of port 2. Only the pin whose corresponding bit of PCR2 was set to 0 (input) becomes valid. If the corresponding bit of PCR2 is set to 1 (output), the corresponding bit of PUR2 becomes invalid and the MOS pull-up transistor is turned off.

PUR2 is an 8-bit read/write enable register. When reset, PUR2 is initialized to H'00.

Bits 7 to 0—P27 to P20 Pull-Up MOS Control (PUR27 to PUR20)

Bit n	
PUR2n	Description
0	The P2n pin has no MOS pull-up transistor (Initial value)
1	The P2n pin has a MOS pull-up transistor

(n = 7 to 0)

10.4.3 Pin Functions

This section describes the port 2 pin functions and their selection methods.

P27/SYNCI: P27/SYNCI is switched as shown below according to the PCR27 bit in PCR2.

PCR	Pin Function
0	P27 input pin
1	P27 output pin

Note: Because the SYNCI always functions, the alternative pin need always be set to the high or low level regardless of active mode or low power consumption mode.

P26/SCL0: P26/SCL0 is switched as shown below according to the PCR26 bit in PCR2 and the IIOCE bit in the I²C Bus control register (ICCR0).

IIOCE	PCR26	Pin Function
0	0	P26 input pin
	1	P26 output pin
1	*	SCL0 I/O pin

Note: * Don't care

P25/SDA0: P25/SDA0 is switched as shown below according to the PCR25 bit in PCR2 and the IIOCE bit in the I²C Bus control register (ICCR0).

IIOCE	PCR25	Pin Function
0	0	P25 input pin
	1	P25 output pin
1	*	SDA0 I/O pin

Note: * Don't care

P24/SCL1: P24/SCL1 is switched as shown below according to the PCR24 bit in PCR2 and the IIOCE bit in the I²C Bus control register (ICCR1).

IIOCE	PCR24	Pin Function
0	0	P24 input pin
	1	P24 output pin
1	*	SCL1 I/O pin

Note: * Don't care

P23/SDA1: P23/SDA1 is switched as shown below according to the PCR23 bit in PCR2 and the II1CE bit in the I²C Bus control register (ICCR1).

II1CE	PCR23	Pin Function
0	0	P23 input pin
	1	P23 output pin
1	*	SDA1 I/O pin

Note: * Don't care

P22/SCK1: P22/SCK1 is switched as shown below according to the PCR22 bit in PCR2, the C/ $\overline{A}$ bit in SMR, and the CKE1 and CKE0 bits in SCR.

CKE1	C/ $\overline{A}$	CKE0	PCR22	Pin Function
0	0	0	0	P22 input pin
			1	P22 output pin
	1	1	*	SCK1 output pin
		*		
1	*			SCK1 input pin

Note: * Don't care

P21/SO1: P21/SO1 is switched as shown below according to the PCR21 bit in PCR2 and the TE bit in SCR.

TE	PCR21	Pin Function
0	0	P21 input pin
	1	P21 output pin
1	*	SO1 output pin

Note: * Don't care

P20/SI1: P20/SI1 is switched as shown below according to the PCR20 bit in PCR2 and the RE bit in SCR.

RE	PCR20	Pin Function
0	0	P20 input pin
	1	P20 output pin
1	*	SI1 input pin

Note: * Don't care

10.4.4 Pin States

Table 10.10 shows the port 2 pin states in each operation mode.

Table 10.10 Port 2 Pin States

Pins	Reset	Active	Sleep	Standby	Watch	Subactive	Subsleep
P27/SYNCl	High-impedance	Operation	Holding	High-impedance	High-impedance	Operation	Holding
P26/SCL0							
P25/SDA0							
P24/SCL1							
P23/SDA1							
P22/SCK1							
P21/SO1							
P20/SI1							

Note: Because the SYNCl, SCL0, SDA0, SCL1, and SDA1 always function, the alternative pin need always be set to the high or low level regardless of active mode or low power consumption mode.

If the SCK1, and SI1 input pins are set, the pin level needs be set to the high or low level regardless of the active mode and low power consumption mode. Note that the pin level must not reach an intermediate level.

10.5 Port 3

10.5.1 Overview

Port 3 is an 8-bit I/O port. Table 10.11 shows the port 3 configuration.

Port 3 consists of pins that are used both as standard I/O ports (P37 to P30) and timer J timer output (TMO), buzzer output (BUZZ), 8-bit PWM outputs (PWM3 to PWM0), SCI2 strobe output (STRB), or chip select input ($\overline{CS}$). It is switched by port mode register 3 (PMR3) and port control register 3 (PCR3).

Port 3 can select the MOS pull-up function.

Table 10.11 Port 3 Configuration

Port	Function	Alternative Function
Port 3	P37 (standard I/O port)	TMO (timer J timer output)
	P36 (standard I/O port)	BUZZ (timer J buzzer output)
	P35 (standard I/O port)	PWM3 (8-bit PWM output)
	P34 (standard I/O port)	PWM2 (8-bit PWM output)
	P33 (standard I/O port)	PWM1 (8-bit PWM output)
	P32 (standard I/O port)	PWM0 (8-bit PWM output)
	P31 (standard I/O port)	SV2 (servo monitor output)
	P30 (standard I/O port)	SV1 (servo monitor output)

10.5.2 Register Configuration

Table 10.12 shows the port 3 register configuration.

Table 10.12 Port 3 Register Configuration

Name	Abbrev.	R/W	Size	Initial Value	Address*
Port mode register 3	PMR3	R/W	Byte	H'00	H'FFD0
Port control register 3	PCR3	W	Byte	H'00	H'FFD3
Port data register 3	PDR3	R/W	Byte	H'00	H'FFC3
MOS pull-up select register 3	PUR3	R/W	Byte	H'00	H'FFE3

Note: * Lower 16 bits of the address.

Port Mode Register 3 (PMR3)

Bit :	7	6	5	4	3	2	1	0
	PMR37	PMR36	PMR35	PMR34	PMR33	PMR32	PMR31	PMR30
Initial value :	0	0	0	0	0	0	0	0
R/W :	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Port mode register 3 (PMR3) controls switching of each pin function of port 3. The switching is specified in a unit of bit.

PMR3 is an 8-bit read/write enable register. When reset, PMR3 is initialized to H'00.

Bit 7—P37/TMO Pin Switching (PMR37): PMR37 sets whether the P37/TMO pin is used as a P37 I/O pin or a TMO pin for the timer J output timer.

Bit 7

PMR37	Description
0	The P37/TMO pin functions as a P37 I/O pin (Initial value)
1	The P37/TMO pin functions as a TMO output pin

Note: If the TMO pin is used for remote control sending, a careless timer output pulse may be output when the remote control mode is set after the output has been switched to the TMO output. Perform the switching and setting in the following order.

1. Set the remote control mode.
2. Set the TMJ-1 and 2 counter data of the timer J.
3. Switch the P37/TMO pin to the TMO output pin.
4. Set the ST bit to 1.

Bit 6—P36/BUZZ Pin Switching (PMR36): PMR36 sets whether the P36/BUZZ pin as a P36 I/O pin or an BUZZ pin for the timer J buzzer output. For the selection of the BUZZ output, see 13.2.2, Timer J Control Register (TMJC).

Bit 6

PMR36	Description
0	The P36/BUZZ pin functions as a P36 I/O pin (Initial value)
1	The P36/BUZZ pin functions as a BUZZ output pin

Bits 5 to 2—P35/PWM3 to P32/PWM0 Pin Switching (PMR35 to PMR32): PMR35 to PMR32 set whether the P3n/PWMm pin is used as a P3n I/O pin or a PWMm pin for the 8-bit PWM output.

Bit n

PMR3n	Description
0	The P3n/PWMm pin functions as a P3n I/O pin (Initial value)
1	The P3n/PWMm pin functions as a PWMm output pin

(n = 5 to 2, m = 3 to 0)

Bit 1—P31/SV2 Pin Switching (PMR31): PMR31 sets whether the P31/SV2 pin is used as a P31 I/O pin or an SV2 pin for the servo monitor output.

Bit 1

PMR31	Description
0	The P31/SV2 pin functions as a P31 I/O pin (Initial value)
1	The P31/SV2 pin functions as an SV2 output pin

Bit 0—P30/SV1 Pin Switching (PMR30)

PMR30 sets whether the P30/SV1 pin is used as a P30 I/O pin or an SV1 pin for servo monitor output.

Bit 0

PMR30	Description
0	The P30/SV1 pin functions as a P30 I/O pin (Initial value)
1	The P30/SV1 pin functions as an SV1 output pin

Port Control Register 3 (PCR3)

Bit :	7	6	5	4	3	2	1	0
	PCR37	PCR36	PCR35	PCR34	PCR33	PCR32	PCR31	PCR30
Initial value :	0	0	0	0	0	0	0	0
R/W :	W	W	W	W	W	W	W	W

Port control register 3 (PCR3) controls the I/Os of pins P37 to P30 of port 3 in a unit of bit. When PCR3 is set to 1, the corresponding P37 to P30 pins become output pins, and when it is set to 0, they become input pins. When the relevant pin is set to a general I/O by PMR3, settings of PCR3 and PDR3 become valid. PCR3 is an 8-bit write-only register. When PCR3 is read, 1 is read. When reset, PCR3 is initialized to H'00.

Bits 7 to 0—Pin 37 to P30 Pin Switching (PCR37 to PCR30)

Bit n	
PCR3n	Description
0	The P3n pin functions as an input pin (Initial value)
1	The P3n pin functions as an output pin

(n = 7 to 0)

Port Data Register 3 (PDR3)

Bit :	7	6	5	4	3	2	1	0
	PDR37	PDR36	PDR35	PDR34	PDR33	PDR32	PDR31	PDR30
Initial value :	0	0	0	0	0	0	0	0
R/W :	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Port data register 3 (PDR3) stores the data for the pins P37 to P30 of port 3. When PCR3 is 1 (output), the PDR3 values are directly read if port 3 is read. Accordingly, the pin states are not affected. When PCR3 is 0 (input), the pin states are read if port 3 is read. PDR3 is an 8-bit read/write enable register. When reset, PDR3 is initialized to H'00.

MOS Pull-Up Select Register 3 (PUR3)

Bit :	7	6	5	4	3	2	1	0
	PUR37	PUR36	PUR35	PUR34	PUR33	PUR32	PUR31	PUR30
Initial value :	0	0	0	0	0	0	0	0
R/W :	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

MOS pull-up selector register 3 (PUR3) controls the ON and OFF of the MOS pull-up transistor of port 3. Only the pin whose corresponding bit of PCR3 was set to 0 (input) becomes valid. If the corresponding bit of PCR3 is set to 1 (output), the corresponding bit of PUR3 becomes invalid and the MOS pull-up transistor is turned off.

PUR3 is an 8-bit read/write enable register. When reset, PUR3 is initialized to H'00.

Bits 7 to 0—P37 to P30 MOS Pull-Up Control (PUR37 to PUR30)

Bit n	
PCR3n	Description
0	The P3n pin has no MOS pull-up transistor (Initial value)
1	The P3n pin has a MOS pull-up transistor

(n = 7 to 0)

10.5.3 Pin Functions

This section describes the port 3 pin functions and their selection methods.

P37/TMO: P37/TMO is switched as shown below according to the PMR37 bit in PMR3 and the PCR37 bit in PCR3.

PMR37	PCR37	Pin Function
0	0	P37 input pin
	1	P37 output pin
1	*	TMO output pin

Note: * Don't care

P36/BUZZ: P36/BUZZ is switched as shown below according to the PMR36 bit in PMR3 and the PCR36 bit in PCR3.

PMR36	PCR36	Pin Function
0	0	P36 input pin
	1	P36 output pin
1	*	BUZZ output pin

Note: * Don't care

P35/PWM3: P35/PWM3 is switched as shown below according to the PMR3n bit in PMR3 and the PCR3n bit in PCR3.

PMR35	PCR35	Pin Function
0	0	P35 input pin
	1	P35 output pin
1	*	PWM3 output pin

Note: * Don't care

P34/PMW2: P34/PMW2 is switched as shown below according to the PMR34 bit in PCR3 and the PCR34 bit in PCR3.

PMR34	PCR34	Pin Function
0	0	P34 input pin
	1	P34 output pin
1	*	PWM2 output pin

Note: * Don't care

P33/PWM1: P33/PWM1 is switched as shown below according to the PMR33 bit in PMR3 and the PCR33 bit in PCR3.

PMR33	PCR33	Pin Function
0	0	P33 input pin
	1	P33 output pin
1	*	PWM1 input pin

Note: * Don't care

P32/PWM0: P32/PWM0 is switched as shown below according to the PMR32 bit in PMR3 and the PCR32 bit in PCR.

PMR32	PCR32	Pin Function
0	0	P32 input pin
	1	P32 output pin
1	*	PWM0 output pin

P31/SV2: P31/SV2 is switched as shown below according to the PMR31 bit in PMR3 and the PCR31 bit in PCR3.

PMR31	PCR31	Pin Function
0	0	P31 input pin
	1	P31 output pin
1	*	SV2 output pin

P30/SV1: P30/SV1 is switched as shown below according to the PMR30 bit in PMR3 and the PCR30 bit in PCR3.

PMR30	PCR30	Pin Function
0	0	P30 input pin
	1	P30 output pin
1	*	SV1 output pin

Note: * Don't care

10.5.4 Pin States

Table 10.13 shows the port 3 pin states in each operation mode.

Table 10.13 Port 3 Pin States

Pins	Reset	Active	Sleep	Standby	Watch	Subactive	Subsleep
P37/TMO P36/BUZZ P35/PWM3 to P32/PWM0 P31/SV2 P30/SV1	High-impedance	Operation	Holding	High-impedance	High-impedance	Operation	Holding

10.6 Port 4

10.6.1 Overview

Port 4 is an 8-bit I/O port. Table 10.14 shows the port 4 configuration.

Port 4 consists of pins that are used both as standard I/O ports (P47 to P40) and output compare output (FTOA, FTOB), input capture input (FTIA, FTIB, FTIC, FTID) or 14-bit PWM output (PWM14). It is switched by port mode register 4 (PRM4), timer output compare control register (TOCR), and port control register 4 (PCR4).

Table 10.14 Port 4 Configuration

Port	Function	Alternative Function
Port 4	P47 (standard I/O port)	RPTRG (realtime output port trigger input)
	P46 (standard I/O port)	FTOB (timer X1 output compare output)
	P45 (standard I/O port)	FTOA (timer X1 output compare output)
	P44 (standard I/O port)	FTID (timer X1 input capture input)
	P43 (standard I/O port)	FTIC (timer X1 input capture input)
	P42 (standard I/O port)	FTIB (timer X1 input capture input)
	P41 (standard I/O port)	FTIA (timer X1 input capture input)
	P40 (standard I/O port)	PWM14 (14-bit PWM output)

10.6.2 Register Configuration

Table 10.15 shows the port 4 register configuration.

Table 10.15 Port 4 Register Configuration

Name	Abbrev.	R/W	Size	Initial Value	Address*
Port mode register 4	PMR4	R/W	Byte	H'7E	H'FFDB
Port control register 4	PCR4	W	Byte	H'00	H'FFD4
Port data register 4	PDR4	R/W	Byte	H'00	H'FFC4

Note: * Lower 16 bits of the address.

Port Mode Register 4 (PMR4)

Bit :	7	6	5	4	3	2	1	0
	PMR47	—	—	—	—	—	—	PMR40
Initial value :	0	1	1	1	1	1	1	0
R/W :	R/W	—	—	—	—	—	—	R/W

Port mode register 4 (PMR4) controls switching of the P47/RPTRG pin and the P40/PWM14 pin function. The switchings of the P46/FTOB and P45/FTOA functions are controlled by TOCR. See section 16, Timer X1. The FTIA, FTIB, FTIC, and FTID inputs always function. PMR4 is an 8-bit read/write enable register. When reset, PMR4 is initialized to H'7E.

Because the RPTRG input always function, the alternative pin need always be set to the high or low level regardless of the active mode and low power consumption mode. Note that the pin level must not reach an intermediate level.

Because the FTIA, FTIB, FTIC, and FTID inputs always function, each input uses the input edge to the alternative general I/O pins P44, P43, P42, and P41 as input signals.

Bit 7—P47/RPTRG Pin Switching (PMR47): PMR47 sets whether the P47/RPTRG pin is used as a P40 I/O pin or a RPTRG pin for the realtime output port trigger input.

Bit 7

PMR47	Description
0	The P47/RPTRG pin functions as a P47 I/O pin (Initial value)
1	The P47/RPTRG pin functions as a RPTRG I/O pin

Bits 6 to 1—Reserved Bits: Reserved bits. When the bits are read, 1 is always read. The write operation is invalid.

Bit 0—P40/PWM14 Pin Switching (PMR40): PMR40 sets whether the P40/PWM14 pin is used as a P40 I/O pin or a PWM14 pin for the 14-bit PWM square wave output.

Bit 0

PMR40	Description
0	The P40/PWM14 pin functions as a P40 I/O pin (Initial value)
1	The P40/PWM14 pin functions as a PWM14 output pin

Port Control Register 4 (PCR4)

Bit :	7	6	5	4	3	2	1	0
	PCR47	PCR46	PCR45	PCR44	PCR43	PCR42	PCR41	PCR40
Initial value :	0	0	0	0	0	0	0	0
R/W :	W	W	W	W	W	W	W	W

Port control register 4 (PCR4) controls the I/Os of pins P47 to P40 of port 4 in a unit of bit. When PCR4 is set to 1, the corresponding P47 to P40 pins become output pins, and when it is set to 0, they become input pins. When the relevant pin is set to a general I/O by PMR4, settings of PCR4 and PDR4 become valid.

PCR4 is an 8-bit write-only register. When PCR4 is read, 1 is read. When reset, PCR4 is initialized to H'00.

Bits 7 to 0—P47 to P40 Pin Switching (PCR47 to PCR40)

Bit n

PCR4n	Description
0	The P4n pin functions as an input pin (Initial value)
1	The P4n pin functions as an output pin

(n = 7 to 0)

Port Data Register 4 (PDR4)

Bit :	7	6	5	4	3	2	1	0
	PDR47	PDR46	PDR45	PDR44	PDR43	PDR42	PDR41	PDR40
Initial value :	0	0	0	0	0	0	0	0
R/W :	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Port data register 4 (PDR4) stores the data for the pins P47 to P40 of port 4. When PCR4 is 1 (output), the PDR4 values are directly read if port 4 is read. Accordingly, the pin states are not affected. When PCR4 is 0 (input), the pin states are read if port 4 is read.

PDR4 is an 8-bit read/write enable register. When reset, PDR4 is initialized to H'00.

10.6.3 Pin Functions

This section describes the port 4 pin functions and their selection methods.

P47/RPTRG: P47/RPTRG is switched as shown below according to the PMR47 bit in PMR4 and the PCR47 bit in PCR4.

PMR47	PCR47	Pin Function
0	0	P47 input pin
	1	P47 output pin
1	*	RPTRG input pin

P46/FTOB: P46/FTOB is switched as shown below according to the PCR46 bit in PCR4 and the OEB bit in TOCR.

OEB	PCR46	Pin Function
0	0	P46 input pin
	1	P46 output pin
1	*	FTOB output pin

Note: * Don't care

P45/FTOA: P45/FTOA is switched as shown below according to the PCR45 bit in PCR4 and the OEA bit in TOCR.

OEA	PCR45	Pin Function
0	0	P45 input pin
	1	P45 output pin
1	*	FTOA output pin

Note: * Don't care

P44/FTID: P44/FTID is switched as shown below according to the PCR44 bit in PCR4.

PCR44	Pin Function
0	P44 input pin FTID input pin
1	P44 output pin

P43/FTIC: P43/FTIC is switched as shown below according to the PCR43 bit in PCR4.

PCR43	Pin Function	
0	P43 input pin	FTIC input pin
1	P43 output pin	

P42/FTIB: P42/FTIB is switched as shown below according to the PCR42 bit in PCR4.

PCR42	Pin Function	
0	P42 input pin	FTIB input pin
1	P42 output pin	

P41/FTIA: P41/FTIA is switched as shown below according to the PCR41 bit in PCR4.

PCR41	Pin Function	
0	P41 input pin	FTIA input pin
1	P41 output pin	

P40/PWM14: P40/PWM14 is switched as shown below according to the PMR40 bit in PMR4 and the PCR40 bit in PCR4.

PMR40	PCR40	Pin Function
0	0	P40 input pin
	1	P40 output pin
1	*	PWM14 input pin

Note: * Don't care

10.6.4 Pin States

Table 10.16 shows the port 4 pin states in each operation mode.

Table 10.16 Port 4 Pin States

Pins	Reset	Active	Sleep	Standby	Watch	Subactive	Subsleep
P47	High-impedance	Operation	Holding	High-impedance	High-impedance	Operation	Holding
P46/FTOB							
P45/FTOA							
P44/FTID							
P43/FTIC							
P42/FTIB							
P41/FTIA							
P40/							
PWM14							

Note: If the RPTRG input pin is set, the pin level must be set to the high or low level regardless of the active mode or low power consumption mode. Note that the pin level must not reach an intermediate level.

Because the FTIA, FTIB, FTIC, and FTID inputs always function, the alternative pin need be set to the high or low level regardless of the active mode and low power consumption mode.

10.7 Port 6

10.7.1 Overview

Port 6 is an 8-bit I/O port. Table 10.17 shows the port 6 configuration. Port 6 is a large current I/O port.

The synchronous current is 20 mA maximum (VOL=1.5 V) and four pins can be turned on at the same time. Port 6 consists of pins that are used as large current I/O ports (P67 to 67) and realtime output ports (RP7 to RP0). It is switched by port mode register 6 (PMR6), port mode register A (PMRA), and port control register 6 (PCR6).

The realtime output function can instantaneously switch the output data by an external or internal trigger port.

Table 10.17 Port 6 Configuration

Port	Function	Alternative Function
Port 6	P67 (large current I/O port)	RP7/TMBI (timer B event input)
	P66 (large current I/O port)	RP6/ $\overline{\text{ADTRG}}$ (A/D conversion start external trigger input)
	P65 (large current I/O port)	RP5 (realtime output port pin)
	P64 (large current I/O port)	RP4 (realtime output port pin)
	P63 (large current I/O port)	RP3 (realtime output port pin)
	P62 (large current I/O port)	RP2 (realtime output port pin)
	P61 (large current I/O port)	RP1 (realtime output port pin)
	P60 (large current I/O port)	RP0 (realtime output port pin)

10.7.2 Register Configuration

Table 10.18 shows the port 6 register configuration.

Table 10.18 Port 6 Register Configuration

Name	Abbrev.	R/W	Size	Initial Value	Address*
Port mode register 6	PMR6	R/W	Byte	H'00	H'FFDD
Port mode register A	PMRA	R/W	Byte	H'3F	H'FFD9
Port control register 6	PCR6	W	Byte	H'00	H'FFD6
Port data register 6	PDR6	R/W	Byte	H'00	H'FFC6
Realtime output trigger select register 1	RTPSR1	R/W	Byte	H'00	H'FFE5
Realtime output trigger edge select register	RTPEGR* ²	R/W	Byte	H'FC	H'FFE4
Port control register slave 6	PCRS6	—	Byte	H'00	—
Port data register slave 6	PDRS6	—	Byte	H'00	—

Notes: 1. Lower 16 bits of the address.

2. RTPEGR is also used by port 7.

Port Mode Register 6 (PMR6)

Bit :	7	6	5	4	3	2	1	0
	PMR67	PMR66	PMR65	PMR64	PMR63	PMR62	PMR61	PMR60
Initial value :	0	0	0	0	0	0	0	0
R/W :	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Port mode register 6 (PMR6) controls switching of each pin function of port 6. The switching is specified in units of bits.

PMR6 is an 8-bit read/write enable register. When reset, PMR6 is initialized to H'00.

Bits 7 to 0—P67/RP7 to P60/RP0 Pin Switching (PMR67 to PMR60): PMR67 to PMR60 set whether the P6n/RPn pin is used as a P6n I/O pin or an RPn pin for the realtime output port.

Bit n

PMR6n	Description
0	The P6n/RPn pin functions as a P6n I/O pin (Initial value)
1	The P6n/RPn pin functions as an RPn output pin

(n = 7 to 0)

Port Mode Register A (PMRA)

Bit :	7	6	5	4	3	2	1	0
	PMRA7	PMRA6	—	—	—	—	—	—
Initial value :	0	0	1	1	1	1	1	1
R/W :	R/W	R/W	—	—	—	—	—	—

Port mode register A (PMRA) switches the pin functions in port 6. Switching is specified in a unit of bit. PMR6 is an 8-bit read/write register.

When reset, PMRA is initialized to H'3F.

Bit 7—P67/RP7/TMBI Pin Switching (PMRA7): PMRA7 can be used as a P6n I/O pin or a TMBI pin for timer B event input.

Bit 7

PMRA7	Description
0	P67/RP7/TMBI pin functions as a P67/RP7 I/O pin (Initial value)
1	P67/RP7/TMBI pin functions as a TMBI pin

Bit 6—Timer B Event Input Edge Switching (PMRA6): PMRA6 selects the TMBI edge sense.

Bit 6

PMRA6	Description
0	Timer B event input detects falling edge
1	Timer B event input detects rising edge

Port Control Register 6 (PCR6)

Bit :	7	6	5	4	3	2	1	0
	PCR67	PCR66	PCR65	PCR64	PCR63	PCR62	PCR61	PCR60
Initial value :	0	0	0	0	0	0	0	0
R/W :	W	W	W	W	W	W	W	W

Port control register 6 (PCR6) selects the general I/O of port 6 and controls the realtime output in a unit of bit together with PMR6.

When PMR6 = 0, the corresponding P67 to P60 pins become general output pins if PCR6 is set to 1, and they become general input pins if it is set to 0.

When PMR6 = 1, PCR6 controls the corresponding RP7 to RP0 realtime output pins. For details, see section 10.8.4, Operation.

PCR6 is an 8-bit write-only register. When PCR6 is read, 1 is read. When reset, PCR6 is initialized to H'00.

PMR6	PCR6	
Bit n	Bit n	
PMR6n	PCR6n	Description
0	0	The P6n/RPn pin functions as a P6n general I/O input pin (Initial value)
	1	The P6n/RPn pin functions as a P6n general output pin
1	*	The P6n/RPn pin functions as an RPn realtime output pin

Note: * Don't care (n = 7 to 0)

Port Data Register 6 (PDR6)

Bit :	7	6	5	4	3	2	1	0
	PDR67	PDR66	PDR65	PDR64	PDR63	PDR62	PDR61	PDR60
Initial value :	0	0	0	0	0	0	0	0
R/W :	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Port data register 6 (PDR6) stores the data for the pins P67 to P60 of port 6.

For PMR6 = 0, when PCR6 is 1 (output), the PDR6 values are directly read if port 6 is read.

Accordingly, the pin states are not affected. When PCR6 is 0 (input), the pin states are read if port 6 is read.

For PMR6 = 1, port 6 becomes a realtime output pin. For details, see section 10.7.4, Operation.

PDR6 is an 8-bit read/write enable register. When reset, PDR6 is initialized to H'00.

Realtime Output Trigger Select Register (RTPSR1)

Bit :	7	6	5	4	3	2	1	0
	RTPSR17	RTPSR16	RTPSR15	RTPSR14	RTPSR13	RTPSR12	RTPSR11	RTPSR10
Initial value :	0	0	0	0	0	0	0	0
R/W :	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

The realtime output trigger select register (RTPSR1) sets whether the external trigger (RPTRG pin input) or the internal trigger (HSW) is used as an trigger input for the realtime output in a unit of bit. For the internal trigger HSW, see section 26.4, HSW Timing Generation Circuit. RTPSR is an 8-bit read/write enable register. When reset, RTPSR is initialized to H'00.

Bits 7 to 0—RP7 to RP0 Trigger Switching

Bit n

RTPSR1n	Description
0	Selects the external trigger (RPTRG pin input) as a trigger input (Initial value)
1	Selects the internal trigger (HSW) a trigger input

(n = 7 to 0)

Real Time Output Trigger Edge Select Register (RTPEGR)

Bit :	7	6	5	4	3	2	1	0
	—	—	—	—	—	—	RTPEGR1	RTPEGR0
Initial value :	1	1	1	1	1	1	0	0
R/W :	—	—	—	—	—	—	R/W	R/W

The realtime output trigger edge select register (RTPEGR) specifies the edge sense of the external or internal trigger input for the realtime output.

RTPEGR is an 8-bit read/write enable register. When reset, RTPEGR is initialized to H'FC.

Bits 7 to 2—Reserved Bits: Reserved bits. When the bits are read, 1 is always read. The write operation is invalid.

Bits 1 and 0—Realtime Output Trigger Edge Select (RTPEGR1, RTPEGR0): RTPEGR1 and RTPEGR0 select the edge sense of the external or internal trigger input for the realtime output.

Bit 1	Bit 0	Description
RTPEGR1	RTPEGR0	
0	0	Inhibits a trigger input (Initial value)
	1	Selects the rising edge of a trigger input
1	0	Selects the falling edge of a trigger input
	1	Selects both the leading and falling edges of a trigger input

10.7.3 Pin Functions

This section describes the port 6 pin functions and their selection methods.

P67/RP7/TMBI: P67/RP7/TMBI is switched as shown below according to the PMRA7 bit in PMRA, PMR67 bit in PMR6, and PCR67 bit in PCR6.

PMRA7	PMR67	PCR67	Pin Function	Output Value	Value When PDR6n Was Read
0	0	0	P67 input pin	—	P67 pin
		1	P67 output pin	PDR67	PDR67
	1	0	RP7 output pin	Hi-Z ^{*1,*2}	PDR67
		1		PDRS67 ^{*2}	
1	*	0	TMBI input pin	—	P67 pin
		1			PDR67

Notes: 1. Hi-Z: High impedance

2. When PMR67=1 (realtime output pin), indicates the state after the PCR67 setup value has been transferred to PCRS67 by a trigger input.

P66/RP6/ADTRG: P66/RP6/ADTRG is switched as shown below according to the PMR66 bit in PMR6 and PCR66 bit in PCR6. The ADTRG pin function switching is controlled by the ADTSR. For details, refer to section 24, A/D converter.

PMR66	PCR66	Pin Function	Output Value	Value When PDR66 Was Read
0	0	P66 input pin	—	P67 pin
	1	P66 output pin	PDR66	PDR66
1	0	RP6 output pin	Hi-Z ^{*1,*2}	PDR66
	1		PDRS66 ^{*2}	

Notes: 1. Hi-Z: High impedance

2. When PMR66=1 (realtime output pin), indicates the state after the PCR66 setup value has been transferred to PCRS66 by a trigger input.

P65/RP5 to P60/RPD: P65/RP5 to P60/RPD are switched below according to the PMRAn bit in PMRA, PMR6n bit in PMR6, and PCR6n bit in PCR6.

PMR6n	PCR6n	Pin Function	Output Value	Value When PDR6n Was Read
0	0	P6n input pin	—	P6n pin
	1	P6n output pin	PDR6n	PDR6n
1	0	RPn output pin	Hi-Z* ^{1,*2}	PDR6n
	1	RPn output pin	PDRS6n* ²	

(n = 5 to 0)

- Notes:
- 1. Hi-Z: High impedance
 - 2. When PMR6n=1 (realtime output pin), indicates the state after the PCR6n setup value has been transferred to PCRS6n by a trigger input.

10.7.4 Operation

Port 6 can be used as a realtime output port or general I/O output port by PMR6. Port 6 functions as a realtime output port when PMR6 = 1 and as a general I/O port when PMR6 = 0. The operation per port 6 function is shown below. (See figure 10.2.)




Figure 10.2 Port 6 Function Block Diagram

- Operation of the Realtime Output Port (PMR6 = 1)

When PMR6 is 1, it operates as a realtime output port. When a trigger is input, the PDR6 data is transferred to PDRS6 and the PCR6 is transferred data to PCRS6, respectively. In this case, when PCRS6 is 1, the PDRS6 data of the corresponding bit is output to the RP pin. When PCRS6 is 0, the RP pin of the corresponding bit is output to the high-impedance state. In other words, the pin output state (high or low) or high-impedance state can instantaneously be switched by a trigger input.

Adversely, when PDR6 is read, the PDR6 values are read regardless of the PCR6 and PCRS6 values.

- Operation of the general I/O port (PMR6 = 0)

When PMR6 is 0, it operates as a general I/O port. When data is written to PDR6, the same data is also written to PDRS6. Accordingly, because both PDR6 and PDRS6 and both PCR6 and PCRS6 can be handled as one register, respectively, they can be used in the same way as a normal general I/O port. In other words, if PCR6 is 1, the PDR6 data of the corresponding bit is output to the P6 pin. If PCR6 is 0, the P6 pin of the corresponding bit becomes an input.

Adversely, assuming that PDR6 is read, the PDR6 values are read when PCR6 is 1 and the pin values are read when PCR6 is 0.

10.7.5 Pin States

Table 10.19 shows the port 6 pin states in each operation mode.

Table 10.19 Port 6 Pin States

Pins	Reset	Active	Sleep	Standby	Watch	Subactive	Subsleep
P67/RP7 to P60/RP0 P66/RP6/ ADTRG P65/RP5 to P60/RP0	High- impedance	Operation	Holding	High- impedance	High- impedance	Operation	Holding

Note: If the TMBI and ADTRG input pins are set, the pin level must be set to the high or low level regardless of the active mode or low power consumption mode. Note that pin level must not reach an intermediate level.

10.8 Port 7

10.8.1 Overview

Port 7 is an 8-bit I/O port. Table 10.20 shows the port 7 configuration.

Port 7 consists of pins that are used both as standard I/O ports (P77 to P70) and HSW timing generation circuit (programmable pattern generator: PPG) outputs (PPG7 to PPG0). It is switched by port mode register 7 (PMR7) and port control register 7 (PCR7).

For the programmable generator (PPG), see section 26.4, HSW (Head-switch) Timing Generation Circuit.

Table 10.20 Port 7 Configuration

Port	Function	Alternative Function
Port 7	P77 (standard I/O port)	PPG7 (HSW timing output)
		RPB (realtime output port)
	P76 (standard I/O port)	PPG6 (HSW timing output)
		RPA (realtime output port)
	P75 (standard I/O port)	PPG5 (HSW timing output)
		RP9 (realtime output port)
	P74 (standard I/O port)	PPG4 (HSW timing output)
		RP8 (realtime output port)
	P73 (standard I/O port)	PPG3 (HSW timing output)
	P72 (standard I/O port)	PPG2 (HSW timing output)
	P71 (standard I/O port)	PPG1 (HSW timing output)
	P70 (standard I/O port)	PPG0 (HSW timing output)

10.8.2 Register Configuration

Table 10.21 shows the port 7 register configuration.

Table 10.21 Port 7 Register Configuration

Name	Abbrev.	R/W	Size	Initial Value	Address*
Port mode register 7	PMR7	R/W	Byte	H'00	H'FFDE
Port mode register B	PMRB	R/W	Byte	H'0F	H'FFDA
Port control register 7	PCR7	W	Byte	H'00	H'FFD7
Port data register 7	PDR7	R/W	Byte	H'00	H'FFC7
Realtime output trigger select register 2	RTPSR2	R/W	Byte	H'0F	H'FFE6
Realtime output trigger edge select register	RTPEGR	R/W	Byte	H'FC	H'FFE4
Port control register slave 7	PCRS7	—	Byte	H'00	—
Port data register slave 7	PDRS7	—	Byte	H'00	—

Note: * Lower 16 bits of the address.

Port Mode Register 7 (PMR7)

Bit :	7	6	5	4	3	2	1	0
	PMR77	PMR76	PMR75	PMR74	PMR73	PMR72	PMR71	PMR70
Initial value :	0	0	0	0	0	0	0	0
R/W :	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Port mode register 7 (PMR7) controls switching of each pin function of port 7. The switching is specified in a unit of bit.
PMR7 is an 8-bit read/write enable register. When reset, PMR7 is initialized to H'00.

Bits 7 to 0—P77/PPG7 to P70/PPG0 Pin Switching (PMR77 to PMR70): PMR77 to PMR70 set whether the P7n/PPGn pin is used as a P7n I/O pin or a PPGn pin for the HSW timing generation circuit output.

Bit n

PMR7n	Description
0	The P7n/PPGn pin functions as a P7n I/O pin (Initial value)
1	The P7n/PPGn pin functions as a PPGn output pin

(n = 7 to 0)

Port Mode Register B (PMRB)

Bit :	7	6	5	4	3	2	1	0
	PMRB7	PMRB6	PMRB5	PMRB4	—	—	—	—
Initial value :	0	0	0	0	1	1	1	1
R/W :	R/W	R/W	R/W	R/W	—	—	—	—

Port mode register B (PMRB) controls switching of each pin function of port 7. The switching is specified in a unit of bit.
PMRB is an 8-bit read/write enable register. When reset, PMRB is initialized to H'0F.

Bits 7 to 4—P77/RP7B to P74/RP8 Pin Switching (PMRB7 to PMRB4): P77/RP7B to P74/RP8 set whether the P7n/RPm pin is used as a P7n I/O pin or a RPm pin for the realtime output port. (n= 7 to 4 and m= B, A, 9, or 8)

Bit n

PMRBn	Description
0	P7n/RPm pin functions as a P7n I/O pin (Initial value)
1	P7n/RPm pin functions as a RPm I/O pin

(n = 7 to 4 and m = B, A, 9, and 8)

Bits 3 to 0—Reserved Bits: Reserved bits. When the bits are read, 1 is always read. The write operation is invalid.

Port Control Register 7 (PCR7)

Bit :	7	6	5	4	3	2	1	0
	PCR77	PCR76	PCR75	PCR74	PCR73	PCR72	PCR71	PCR70
Initial value :	0	0	0	0	0	0	0	0
R/W :	W	W	W	W	W	W	W	W

Port control register 7, together with PMRB, enable the general-purpose input/output of port 7 and controls realtime output in bit units.

For details, refer to section 10.8.4. Operation.

PCR7 is an 8-bit write-only register. When the PCR7 is read, 1 is always read. When reset, PCR7 is initialized to H'00.

Bits 7 to 0—P77 to P70 Pin I/O Switching (PCR77 to PCR70)

PMRB	PCR7	
Bitn	Bitn	
PMRBn	PCR7n	Description
0	0	P7n/RPm pin functions as a P7n general input pin (Initial Value)
	1	P7n/RPm pin functions as a P7n general output pin
1	*	P7n/RPm pin functions as a RPm realtime output pin

(n = 7 to 4 and m = B, A, 9, and 8)

Note: * Don't care

Port Data Register 7 (PDR7)

Bit :	7	6	5	4	3	2	1	0
	PDR77	PDR76	PDR75	PDR74	PDR73	PDR72	PDR71	PDR70
Initial value :	0	0	0	0	0	0	0	0
R/W :	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Port data register 7 (PDR7) stores the data for the pins P77 to P70 of port 7.

If PCR7 is 1 (output) when PMRB=0, the PDR7 values are directly read when port 7 is read.

Accordingly, the pin states are not affected. When PCR7 is 0 (input), the pin states are read if port 7 is read. When PMRB=1, port 7 pin functions as a realtime output pin. For details, refer to section 10.8.4, Operation.

PDR7 is an 8-bit read/write enable register. When reset, PDR7 is initialized to H'00.

Realtime Output Trigger Select Register 2 (RTPSR2)

Bit :	7	6	5	4	3	2	1	0
	RTPSR27	RTPSR26	RTPSR25	RTPSR24	—	—	—	—
Initial value :	0	0	0	0	1	1	1	1
R/W :	R/W	R/W	R/W	R/W	—	—	—	—

Realtime output trigger select register (RTPSR2) selects whether to use an external trigger (RPTRG pin input) or internal trigger (HSW) for the realtime output trigger input by specifying a unit of bit. For details on internal trigger HSW, refer to section 26.4, HSW (Head-switch) Timing Generator.

RTPSR2 is an 8-bit read/write enable register.

When reset, RTPSR2 is initialized to H'0F.

Bits 7 to 4—RPB to RP8 Pin Trigger Switching (RTPSR27 to RTPSR24)

Bit7

RTPSR2n	Description
0	Selects external trigger (RPTRG pin input) for trigger input (Initial value)
1	Selects internal trigger (HSW) for trigger input

(n = 7 to 4)

Realtime Output Trigger Edge Selection Register (RTPEGR)

Bit :	7	6	5	4	3	2	1	0
	—	—	—	—	—	—	RTPEGR1	RTPEGR0
Initial value :	1	1	1	1	1	1	0	0
R/W :	—	—	—	—	—	—	R/W	R/W

The realtime output trigger edge selection register (RTPEGR) specifies the sensed edge(s) of external or internal trigger input for realtime output.

RTPEGR is an 8-bit readable/writable register. In a reset, RTPEGR is initialized to H'FC.

Bits 7 to 2—Reserved: These bits are always read as 1 and cannot be modified.

Bits 1 and 0—Realtime Output Trigger Edge Select (RTPEGR1, RTPEGR0): These bits select the sensed edge(s) of external or internal trigger input for realtime output.

Bit 1	Bit 0	Description
0	0	Disables trigger input (Initial value)
	1	Selects trigger input rising edge
1	0	Selects trigger input falling edge
	1	Selects trigger input rising and falling edges

10.8.3 Pin Functions

This section describes the port 7 pin functions and their selection methods.

P77/PPG7/RPB to P74/PPG4/RP8: P77/PPG7/RPB to P74/PPG4/RP8 are switched as shown below according to the PMRBn bit in PMRB and the PCR7n bit in PCR7.

PMRBn	PMR7n	PCR7n	Pin Function	Output Value	Value Returned when PDR7n is Read
0	0	0	P7n input pin	—	P7n pin
		1	P7n output pin	PDR7n	PDR7n
0	1	0	PPGn output pin	PPGn	P7n pin
		1			PDR7n
1	*	0	RPm output pin	Hi-Z*	PDR7n
		1		PDRS7n*	

(n = 7 to 4, m = B, A, 9, 8)

Notes: * Don't care

1. When PMRBn = 1 (realtime output pin), the state indicated is that after the PCR7n set value has been transferred to PCRS7n by trigger input.

Hi-Z: High impedance

P73/PPG to P70/PPG0: P73/PPG to P70/PPG0 are switched as shown below according to the PMR7n bit in PMR7 and the PCR7n bit in PCR7.

PMR7n	PCR7n	Pin Function	Output Value	Value Returned when PDR7n is Read
0	0	P7n input pin	—	P7n pin
	1	P7n output pin	PDR7n	PDR7n
1	0	PPGn output pin	PPGn	P7n pin
	1			PDR7n

(n = 3 to 0)

10.8.4 Operation

Port 7 can be used by the PMRB as a realtime output port or an I/O port.

Port 7 functions as a realtime output port when PMRB=1 and functions as an I/O port when PMRB=0. Figure 10.3 show the block diagram of port 7.




Figure 10.3 Block Diagram of Port 7

Port 7 functions as follows:

1. Realtime output port function (PMRB=1)

Port function as a realtime output port when PMRB is 1. After a trigger input, the PDR7 data is transferred to PDRS7 and PCR7 data is transferred to PCRS7. In this case, when PCRS7 is 1, the PDRS7 data of the corresponding bit is output from the RP pin. When PCRS7 is 0, the RP pin of the corresponding bit enters high-impedance state. In other words, the realtime output port function can instantaneously switch the pin output state (High or Low) or high-impedance by a trigger input.

2. I/O port function (PMRB=0)

Port 7 functions as an I/O port when PMRB is 0. After data is written to PDR7, the same data is written to PDRS7. After data is written to PCR7, the same data is written to PCRS7. Since PDR and PDRS7, and PCR7 and PCRS7 can be used as one register, the registers can be used as the I/O ports. In other words, if PCR7 is 1, the PDR7 data of the corresponding bit is output from the P7 pin. If PCR is 0, the P7 pin of the corresponding bit is an input pin. If PD7 is read, the PDR7 value is read when PCR7 is 1 and the pin value is read when PCR7 is 0.

10.8.5 Pin States

Table 10.22 shows the port 7 pin states in each operation mode.

Table 10.22 Port 6 Pin States

Pins	Reset	Active	Sleep	Standby	Watch	Subactive	Subsleep
P77/PPG7/RPB to P74/PPG4/RP8 P73/PPG3 to P70/PPG0	High-impedance	Operation	Holding	High-impedance	High-impedance	Operation	Holding

10.9 Port 8

10.9.1 Overview

Port 8 is an 8-bit I/O port. Table 10.23 shows the port 8 configuration.

Port 8 consists of pins that are used both as standard-current I/O ports (P87 to P80) and an external CTL signal input (EXCTL), a pre-amplifier output result signal input (COMP), color signal outputs (R, G, and B), a pre-amplifier output selection signal output (H.Amp SW), a control signal output for processing color signal (C.Rotary), a DPG signal input (DPG), a capstan external sync signal input (EXCAP), an OSD character display position output (YB0), an OSD character data output (YC0), and an external reference signal input (EXTTRG). It is switched by port mode register 8 (PMR8), port mode register C (PMRC), and port control register 8 (PCR8).

Table 10.23 Port 8 Configuration

Port	Function	Alternative Function
Port 8	P87 (standard I/O port)	DPG signal input
	P86 (standard I/O port)	External reference signal input
	P85 (standard I/O port)	Pre-amplifier output result signal input
		Color signal output
	P84 (standard I/O port)	Pre-amplifier output selection signal output
		Color signal output
	P83 (standard I/O port)	Control signal output for processing color signal
		Color signal output
	P82 (standard I/O port)	External CTL signal input
	P81 (standard I/O port)	Capstan external sync signal input
		OSD character display position output
	P80 (standard I/O port)	OSD character data output

10.9.2 Register Configuration

Table 10.24 shows the port 8 register configuration.

Table 10.24 Port 8 Register Configuration

Name	Abbrev.	R/W	Size	Initial Value	Address*
Port mode register 8	PMR8	R/W	Byte	H'00	H'FFDF
Port mode register C	PMRC	R/W	Byte	H'C5	H'FFE0
Port control register 8	PCR8	W	Byte	H'00	H'FFD8
Port data register 8	PDR8	R/W	Byte	H'00	H'FFC8

Note: * The address indicates the low-order 16 bits.

Port Mode Register 8 (PMR8)

Bit :	7	6	5	4	3	2	1	0
	PMR87	PMR86	PMR85	PMR84	PMR83	PMR82	PMR81	PMR80
Initial value :	0	0	0	0	0	0	0	0
R/W :	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Port mode register 8 (PMR8) controls switching of each pin function of port 8. The switching is specified in a unit of bit.

PMR8 is an 8-bit read/write enable register. When reset, PMR8 is initialized to H'F0.

If the EXCTL, COMP, DPG and EXTTRG input pins are set, the pin level need always be set to the high or low level regardless of the active mode and low power consumption mode. Note that the pin level must not reach an intermediate level.

Bit 7—P87/DPG Pin Switching (PMR87): PMR87 sets whether the P87/DPG pin is used as a P87 I/O pin or a DPG signal input pin.

Bit 7

PMR87	Description
0	P87/DPG pin functions as a P87 I/O pin (Drum control signals are input as an overlapped signal) (Initial value)
1	P87/DPG pin functions as a DPG input pin (Drum control signals are input as separate signals)

Bit 6—P86/EXTTRG Pin Switching (PMR86): PMR86 sets whether the P86/EXTTRG pin is used as a P86 I/O pin or an external trigger signal input pin.

Bit 6

PMR86	Description
0	P86/EXTTRG pin functions as a P86 I/O pin (Initial value)
1	P86/EXTTRG pin functions as a EXTTRG input pin

Bit 5—P85/COMP Pin Switching (PMR85): PMR85 sets whether the P85/COMP pin is used as a P85 I/O pin or a COMP input pin of the preamplifier output result signal.

Bit 5

PMR85	Description
0	P85/COMP pin functions as a P85 I/O pin (Initial value)
1	P85/COMP pin functions as a COMP input pin

Bit 4—P84/H.Amp SW Pin Switching (PMR84): PMR84 sets whether the P84/H.Amp SW pin is used as a P84 I/O pin or H.Amp SW pin of the preamplifier output select signal output.

Bit 4

PMR84	Description
0	P84/H.Amp SW pin functions as a P84 I/O pin (Initial value)
1	P84/H.Amp SW pin functions as a H.Amp SW output pin

Bit 3—P83/C. Rotary Pin Switching (PMR83): PMR83 sets whether the P83/C. Rotary pin is used as a P83 I/O pin or a C.Rotary pin of a control signal output for processing color signal.

Bit 3

PMR83	Description
0	P83/C.Rotary pin functions as a P83 I/O pin (Initial value)
1	P83/C.Rotary pin functions as a C.Rotary output pin

Bit 2—P82/EXCTL Pin Switching (PMR82): PMR82 sets whether the P82/EXCTL pin functions as a P82 I/O pin or a EXCTL input pin of external CTL signal input.

Bit 2

PMR82	Description
0	P82/EXCTL pin functions as a P82 I/O pin (Initial value)
1	P82/EXCTL pin functions as a EXCTL input pin

Bit 1—P81/EXCAP Pin Switching (PMR81): PMR81 sets whether the P81/EXCAP pin functions as a P81 I/O pin or a EXCAP pin of capstan external synchronous signal input.

Bit 1

PMR81	Description
0	P81/EXCAP pin functions as a P81 I/O pin (Initial value)
1	P81/EXCAP pin functions as a EXCAP input pin

Bit 0—P80/YC0 Pin Switching (PMR80): PMR80 sets whether the P80/YC0 pin functions as a P80 I/O pin or a YC0 pin of OSD character data output.

Bit 0

PMR80	Description
0	P80/YC0 pin functions as a P80 I/O pin (Initial value)
1	P80/YC0 pin functions as a YC0 output pin

Port Mode Register C (PMRC)

Bit :	7	6	5	4	3	2	1	0
	—	—	PMRC5	PMRC4	PMRC3	—	PMRC1	—
Initial value :	1	1	0	0	0	1	0	1
R/W :	—	—	R/W	R/W	R/W	—	R/W	—

Port mode register C (PMRC) controls switching of each pin function of port 8. The switching is specified in a unit of a bit.

PMRC is an 8-bit read/write enable register. When reset, PMRC is initialized to H'C5.

Bits 7, 6, 2, and 0—Reserved Bits: Reserved bits. When the bits are read, 1 is always read. The write operation is invalid.

Bit 5—P85/B Pin Switching (PMRC5): PMRC5 sets whether to use the P85/B pin as a P85 I/O pin or a B pin of the OSD color signal output.

Bit 5

PMRC5	Description
0	P85/B pin functions as a P85 pin (Initial value)
1	P85/B pin functions as a B output pin

Bit 4—P84/G Pin Switching (PMRC4): PMRC4 sets whether to use the P84/G pin as a P84 I/O pin or a G pin of the OSD color signal output.

Bit 4

PMRC4	Description
0	P84/G pin functions as a P84 I/O pin (Initial value)
1	P84/G pin functions as a G output pin

Bit 3—P83/R Pin Switching (PMRC3): PMRC3 sets whether to use the P83/R pin as a P83 I/O pin or a R pin of the OSD color signal output.

Bit 3

PMRC3	Description
0	P83/R pin functions as a P83 I/O pin (Initial value)
1	P83/R pin functions as a R output pin

Bit 1—P81/YB0 Pin Switching (PMRC1): PMRC1 sets whether to use the P81/YB0 pin as a P81 I/O pin or a YB0 pin of the OSD character display position output.

Bit7	
PMR1	Description
0	P81/YB0 pin functions as a P81 I/O pin (Initial value)
1	P81/YB0 pin functions as a YB0 output pin

Port Control Register 8 (PCR8)

Bit :	7	6	5	4	3	2	1	0
	PCR87	PCR86	PCR85	PCR84	PCR83	PCR82	PCR81	PCR80
Initial value :	0	0	0	0	0	0	0	0
R/W :	W	W	W	W	W	W	W	W

Port control register 8 (PCR8) controls I/O of pins P87 to P80 of port 8. The I/O is specified in a unit of bit.

When PCR8 is set to 1, the corresponding P87 to P80 pins become output pins, and when it is set to 0, they become input pins.

When the pins are set as general I/O pins, the settings of PCR8 and PDR8 become valid.

PCR8 is an 8-bit write-only register. When PCR8 is read, 1 is read. When reset PCR8 is initialized to H'00.

Bits 7 to 0—P87 to P80 Pin I/O Switching

Bit n	
PCR8n	Description
0	P8n pin functions as an input pin (Initial value)
1	P8n pin functions as an output pin

(n = 7 to 0)

Port Data Register 8 (PDR8)

Bit :	7	6	5	4	3	2	1	0
	PDR87	PDR86	PDR85	PDR84	PDR83	PDR82	PDR81	PDR80
Initial value :	0	0	0	0	0	0	0	0
R/W :	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Port data register 8 (PDR8) stores the data of pins P87 to P80 port 8. When PCR is 1 (output), the pin states are read is port 8 is read. Accordingly, the pin states are not affected. When PCR8 is 0 (input), the pin states are read it port 8 is read.

PDR8 is an 8-bit read/write enable register. When reset, PDR8 is initialized to H'00.

10.9.3 Pin Functions

This section describes the port 8 pin functions and their selection methods.

P87/DPG: P87/DPG is switched as shown below according to the PMR87 bit in PMR8 and PCR87 bit in PCR8.

PMR87	PCR87	Pin Function
0	0	P87 input pin
	1	P87 output pin
1	*	DPG input pin

P86/EXTTRG: P86/EXTTRG is switched as shown below according to the PMR86 bit in PMR8 and PCR86 bit in PCR8.

PMR86	PCR86	Pin Function
0	0	P86 input pin
	1	P86 output pin
1	*	EXTTRG input pin

P85/COMP/B: P85/COMP/B is switched as shown below according to the PMR85 bit in PMR8, PMRC5 bit in PMRC, and PCR85 bit in PCR8.

PMRC5	PMR85	PCR85	Pin Function
0	0	0	P85 input pin
		1	P85 output pin
*	1	*	COMP input pin
1	0	*	B output pin

P84/H.Amp SW/G: P84/H.Amp SW/G is switched as shown below according to the PMR84 bit in PMR, PMRC4 bit in PMRC, and PCR84 bit in PCR8.

PMRC4	PMR84	PCR84	Pin Function
0	0	0	P84 input pin
		1	P84 output pin
*	1	*	H.Amp SW output pin
1	0	*	G output pin

P83/C.Rotary/R: P83/C.Rotary/R is switched as shown below according to the PMR83bit in PMR8, PMRC3 bit in PMRC, and PCR83 bit in PCR8.

PMRC3	PMR83	PCR83	Pin Function
0	0	0	P83 input pin
		1	P83 output pin
*	1	*	C.Rotary output pin
1	0	*	R output pin

P82/EXCTL: P82/EXCTL is switched as shown below according to the PMR82 bit in PMR8 and PCR82 bit in PCR8.

PMR82	PCR82	Pin Function
0	0	P82 input pin
	1	P82 output pin
1	*	EXCTL input pin

P81/EXCAP/YB0: P81/EXCAP/YB0 is switched as shown below according to the PMR81 bit in PMR8, PMRC1 bit in PMRC, and PCR81 bit in PCR8.

PMRC1	PMR81	PCR81	Pin Function
0	0	0	P81 input pin
		1	P81 output pin
*	1	*	EXCAP output pin
1	0	*	YB0 output pin

P80/YC0: P80/YC0 is switched as shown below according to the PMR80 bit in PMR8 and PCR80 bit in PCR

PMR80	PCR80	Pin Function
0	0	P80 input pin
	1	P80 output pin
1	*	YC0 output pin

Note: * Don't care

10.9.4 Pin States

Table 10.25 shows the port 8 pin states in each operation mode.

Table 10.25 Port 8 Pin States

Pins	Reset	Active	Sleep	Standby	Watch	Subactive	Subsleep
P87/DPG P86/ EXTTRG P85/COMP/ B P84/H.Amp SW/G P83/ C.Rotary/R P82/EXCTL P81/ EXCAP/ YB0 P80/YC0	High- impedance	Operation	Holding	High- impedance	High- impedance	Operation	Holding

- Notes: 1. If the EXCTL, COMP, and EXTTRG input pins are set, the pin level need always be set to the high or low level regardless of the active mode and low power consumption mode. Note that the pin level must not reach an intermediate level.
2. As the DPG always functions, a high or low pin level must be input to the multiplexed pins regardless of whether active mode or power-down mode is in effect.

Section 11 Timer A

11.1 Overview

Timer A is an 8-bit interval timer. It can be used as a clock timer when connected to a 32.768 kHz crystal oscillator.

11.1.1 Features

Features of timer A are as follows:

- Choices of eight different types of internal clocks ($\phi/16384$, $\phi/8192$, $\phi/4096$, $\phi/1024$, $\phi/512$, $\phi/256$, $\phi/64$ and $\phi/16$) are available for your selection.
- Four different overflowing cycles (1s, 0.5s, 0.25s and 0.03125s) are selectable as a clock timer. (When using a 32.768 kHz crystal oscillator.)
- Requests for interrupt will be output when the counter overflows.

11.1.2 Block Diagram

Figure 11.1 shows a block diagram of timer A.




Figure 11.1 Block Diagram of Timer A

11.1.3 Register Configuration

Table 11.1 shows the register configuration of timer A.

Table 11.1 Register Configuration

Name	Abbrev.	R/W	Size	Initial Value	Address*
Timer mode register A	TMA	R/W	Byte	H'30	H'FFBA
Timer counter A	TCA	R	Byte	H'00	H'FFBB

Note: * Lower 16 bits of the address.

11.2 Register Descriptions

11.2.1 Timer Mode Register A (TMA)

Bit :	7	6	5	4	3	2	1	0
	TMAOV	TMAIE	—	—	TMA3	TMA2	TMA1	TMA0
Initial value :	0	0	1	1	0	0	0	0
R/W :	R/(W)*	R/W	—	—	R/W	R/W	R/W	R/W

Note: * Only 0 can be written to clear the flag.

The timer mode register A (TMA) works to control the interrupts of timer A and to select the input clock.

TMA is an 8-bit read/write register. When reset, the TMA will be initialized to H'30.

Bit 7—Timer A Overflow Flag (TMAOV): This is a status flag indicating the fact that the TCA is overflowing (H'FF → H'00).

Bit 7

TMAOV	Description
0	[Clearing conditions] (Initial value) When 0 is written to the TMAOV flag after reading the TMAOV flag under the status where TMAOV = 1
1	[Setting conditions] When the TCA overflows

Bit 6—Enabling Interrupt of the Timer A (TMAIE): This bit works to permit/prohibit occurrence of interrupt of the Timer A (TMAI) when the TCA overflows and when the TMAOV of the TMA is set to 1.

Bit 6

TMAIE	Description
0	Prohibits occurrence of interrupt of the Timer A (TMAI) (Initial value)
1	Permits occurrence of interrupt of the Timer A (TMAI)

Bits 5 and 4—Reserved: These bits cannot be modified and are always read as 1.

Bit 3—Selection of the Clock Source and Prescaler (TMA3): This bit works to select the PSS or PSW as the clock source for the Timer A.

Bit 3

TMA3	Description
0	Selects the PSS as the clock source for the Timer A (Initial value)
1	Selects the PSW as the clock source for the Timer A

Bits 2 to 0—Clock Selection (TMA2 to TMA0): These bits work to select the clock to input to the TCA. In combination with the TMA3 bit, the choices are as follows:

Bit 3	Bit 2	Bit 1	Bit 0	Prescaler Division Ratio (Interval Timer) or Overflow Cycle (Time Base)	Operation Mode
TMA3	TMA2	TMA1	TMA0		
0	0	0	0	PSS, $\phi/16384$ (Initial value)	Interval timer mode
			1	PSS, $\phi/8192$	
		1	0	PSS, $\phi/4096$	
			1	PSS, $\phi/1024$	
	1	0	0	PSS, $\phi/512$	
			1	PSS, $\phi/256$	
		1	0	PSS, $\phi/64$	
			1	PSS, $\phi/16$	
		0	0	1s	
			1	0.5s	
1	0	1	0	0.25s	Clock time base mode
			1	0.03125s	
		1	0	Works to clear the PSW and TCA to H'00	
			1		
	1	0	0		
			1		
		1	0		
			1		

Note: $\phi = f_{osc}$

11.2.2 Timer Counter A (TCA)

Bit :	7	6	5	4	3	2	1	0
	TCA7	TCA6	TCA5	TCA4	TCA3	TCA2	TCA1	TCA0
Initial value :	0	0	0	0	0	0	0	0
R/W :	R	R	R	R	R	R	R	R

The timer counter A (TCA) is an 8-bit up-counter that counts up on inputs from the internal clock. The inputting clock can be selected by TMA3 to TMA0 bits of the TMA. When the TCA overflows, the TMAOV bit of the TMA is set to 1. The TCA can be cleared by setting the TMA3 and TMA2 bits of the TMA to 11. The TCA is always readable. When reset, the TCA will be initialized into H'00.

11.2.3 Module Stop Control Register (MSTPCR)

	MSTPCRH								MSTPCRL							
Bit :	7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
	MSTP15	MSTP14	MSTP13	MSTP12	MSTP11	MSTP10	MSTP9	MSTP8	MSTP7	MSTP6	MSTP5	MSTP4	MSTP3	MSTP2	MSTP1	MSTP0
Initial value :	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
R/W :	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

The MSTPCR are 8-bit read/write twin registers which work to control the module stop mode. When the MSTP15 bit is set to 1, the Timer A stops its operation at the ending point of the bus cycle to shift to the module stop mode. For more information, see section 4.5, Module Stop Mode. When reset, the MSTPCR will be initialized into H'FFFF.

Bit 7—Module Stop (MSTP15): This bit works to designate the module stop mode for the Timer A.

MSTPCRH

Bit 7

MSTP15	Description
0	Cancels the module stop mode of the Timer A
1	Sets the module stop mode of the Timer A (Initial value)

11.3 Operation

Timer A is an 8-bit interval timer. It can be used as a clock timer when connected to a 32.768 kHz crystal oscillator.

11.3.1 Operation as the Interval Timer

When the TMA3 bit of the TMA is cleared to 0, timer A works as an 8-bit interval timer.

After reset, the TCA is cleared to H'00 and as the TMA3 bit is cleared to 0, the Timer A continues counting up as the interval counter without interrupts right after resetting.

As the operation clock for timer A, selection can be made from eight different types of internal clocks being output from the PSS by the TMA2 to TMA0 bits of the TMA.

When the clock signal is input after the reading of the TCA reaches H'FF, timer A overflows and the TMAOV bit of the TMA will be set to 1. An interrupt occurs when the TMAIE bit of the TMA is 1.

When overflowing occurs, the reading of the TCA returns to H'00 before resuming counting up. Consequently, it works as the interval timer to produce overflow outputs periodically at every 256 input clocks.

11.3.2 Operation as Clock Timer

When the TMA3 bit of the TMA is set to 1, timer A works as a time base for the clock.

As the overflow cycles for timer A, selection can be made from four different types by counting the clock being output from the PSW by the TMA1 bit and TMA0 bit of the TMA.

11.3.3 Initializing the Counts

When the TMA3 and TMA2 bits are set to 11, the PSW and TCA will be cleared to H'00 to come to a stop.

At this state, writing 10 to the TMA3 bit and TMA2 bit makes timer A start counting from H'00 in the time base mode for clocks.

After clearing the PSW and TCA using the TMA3 and TMA2 bits, writing 00 or 01 to the TMA3 bit and TMA2 bit to make timer A start counting from H'00 in the interval timer mode. However, the period to the first count is not constant, since the PSS is not cleared.

Section 12 Timer B

12.1 Overview

Timer B is an 8-bit up-counter. Timer B is equipped with two different types of functions namely, the interval function and the auto reloading function.

12.1.1 Features

- Seven different types of internal clocks ($\phi/16384$, $\phi/4096$, $\phi/1024$, $\phi/512$, $\phi/128$, $\phi/32$ and $\phi/8$) or an of external clock can be selected.
- When the counter overflows, a interrupt request will be issued.

12.1.2 Block Diagram

Figure 12.1 shows a block diagram of timer B.




Figure 12.1 Block Diagram of Timer B

12.1.3 Pin Configuration

Table 12.1 shows the pin configuration of timer B.

Table 12.1 Pin Configuration

Name	Abbrev.	I/O	Function
Event inputs to timer B	TMBI	Input	Event input pin for inputs to the TCB

12.1.4 Register Configuration

Table 12.2 shows the register configuration of timer B.

The TCB and TLB are being allocated to the same address. Reading or writing determines the accessing register.

Table 12.2 Register Configuration

Name	Abbrev.	R/W	Size	Initial Value	Address*
Timer mode register B	TMB	R/W	Byte	H'18	H'D110
Timer counter B	TCB	R	Byte	H'00	H'D111
Timer load register B	TLB	W	Byte	H'00	H'D111
Port mode register A	PMRA	R/W	Byte	H'3F	H'FFD9

Note: * Lower 16 bits of the address.

12.2 Register Descriptions

12.2.1 Timer Mode Register B (TMB)

Bit :	7	6	5	4	3	2	1	0
	TMB17	TMBIF	TMBIE	—	—	TMB12	TMB11	TMB10
Initial value :	0	0	0	1	1	0	0	0
R/W :	R/W	R/(W)*	R/W	—	—	R/W	R/W	R/W

Note: * Only 0 can be written to clear the flag.

The TMB is an 8-bit read/write register which works to control the interrupts, to select the auto reloading function and to select the input clock.

When reset, the TMB is initialized to H'18.

Bit 7—Selecting the Auto Reloading Function (TMB17): This bit works to select the auto reloading function of the Timer B.

Bit 7

TMB17	Description
0	Selects the interval function (Initial value)
1	Selects the auto reloading function

Bit 6—Interrupt Requesting Flag for the Timer B (TMBIF): This is an interrupt requesting flag for the Timer B. It indicates the fact that the TCB is overflowing.

Bit 6

TMBIF	Description
0	[Clearing conditions] When 0 is written after reading 1 (Initial value)
1	[Setting conditions] When the TCB overflows

Bit 5—Enabling Interrupt of the Timer B (TMBIE): This bit works to permit/prohibit occurrence of interrupt of timer B when the TCB overflows and when the TMBIF is set to 1.

Bit 5

TMBIE	Description
0	Prohibits interrupt of timer B (Initial value)
1	Permits interrupt of timer B

Bits 4 and 3—Reserved: These bits cannot be modified and are always read as 1.

Bits 2 to 0—Clock Selection (TMB12 to TMB10): These bits work to select the clock to input to the TCB. Selection of the rising edge or the falling edge is workable with the external event inputs.

Bit 2 TMB12	Bit 1 TMB11	Bit 0 TMB10	Descriptions
0	0	0	Internal clock: Counts at $\phi/16384$ (Initial value)
0	0	1	Internal clock: Counts at $\phi/4096$
0	1	0	Internal clock: Counts at $\phi/1024$
0	1	1	Internal clock: Counts at $\phi/512$
1	0	0	Internal clock: Counts at $\phi/128$
1	0	1	Internal clock: Counts at $\phi/32$
1	1	0	Internal clock: Counts at $\phi/8$
1	1	1	Counts at the rising edge and the falling edge of external event inputs (TMBI) *

Note: * The edge selection for the external event inputs is made by setting the PMRA6 of the port mode register A (PMRA). See section 12.2.4, Port Mode Register A (PMRA).

12.2.2 Timer Counter B (TCB)

Bit :	7	6	5	4	3	2	1	0
	TCB17	TCB16	TCB15	TCB14	TCB13	TCB12	TCB11	TCB10
Initial value :	0	0	0	0	0	0	0	0
R/W :	R	R	R	R	R	R	R	R

The TCB is an 8-bit readable register which works to count up by the internal clock inputs and external event inputs. The input clock can be selected by the TMB12 to TMB10 of the TMB. When the TCB overflows (H'FF → H'00 or H'FF → TLB setting), a interrupt request of the Timer B will be issued.

When reset, the TCB is initialized to H'00.

12.2.3 Timer Load Register B (TLB)

Bit :	7	6	5	4	3	2	1	0
	TLB17	TLB16	TLB15	TLB14	TLB13	TLB12	TLB11	TLB10
Initial value :	0	0	0	0	0	0	0	0
R/W :	W	W	W	W	W	W	W	W

The TLB is an 8-bit write only register which works to set the reloading value of the TCB. When the reloading value is set to the TLB, the value will be simultaneously loaded to the TCB and the TCB starts counting up from the set value. Also, during an auto reloading operation, when the TCB overflows, the value of the TLB will be loaded to the TCB. Consequently, the overflowing cycle can be set within the range of 1 to 256 input clocks.

When reset, the TLB is initialized to H'00.

12.2.4 Port Mode Register A (PMRA)

Bit :	7	6	5	4	3	2	1	0
	PMRA7	PMRA6	—	—	—	—	—	—
Initial value :	0	0	1	1	1	1	1	1
R/W :	R/W	R/W	—	—	—	—	—	—


The port mode register A (PMRA) works to changeover the pin functions of the port 6 and to designate the edge sense of the event inputs of timer B (TMBI).
The PMRA is an 8-bit read/write register. When reset, the PMRA will be initialized to H'3F. See section 10.7, Port 6 for other information than bit 6.

Bit 6—Selecting the Edges of the Event Inputs to the Timer B (PMRA6): This bit works to select the input edge sense of the TMBI pins.

Bit 6

PMRA6	Description
0	Detects the falling edge of the event inputs to the Timer B (Initial value)
1	Detects the rising edge of the event inputs to the Timer B

12.2.5 Module Stop Control Register (MSTPCR)



The MSTPCR are 8-bit read/write twin registers which work to control the module stop mode. When the MSTP14 bit is set to 1, the Timer B stops its operation at the ending point of the bus cycle to shift to the module stop mode. For more information, see section 4.5, Module stop mode. When reset, the MSTPCR is initialized to H'FFFF.

Bit 6—Module Stop (MSTP14): This bit works to designate the module stop mode for the Timer B.

MSTPCRH

Bit 6

MSTP14	Description
0	Cancels the module stop mode of the Timer B
1	Sets the module stop mode of the Timer B (Initial value)

12.3 Operation

12.3.1 Operation as the Interval Timer

When the TMB17 bit of the TMB is set to 0, timer B works as an 8-bit interval timer.

When reset, since the TCB is cleared to H'00 and as the TMB17 bit is cleared to 0, timer B continues counting up as the interval timer without interrupts right after resetting.

As the clock source for timer B, selection can be made from seven different types of internal clocks being output from the prescaler unit by the TMB12 to TMB10 bits of the TMB or an external clock through the TMBI input pin can be chosen instead.

When the clock signal is input after the reading of the TCB reaches H'FF, timer B overflows and the TMBIF bit of the TMB will be set to 1. At this time, when the TMBIE bit of the TMB is 1, interrupt occurs.

When overflowing occurs, the reading of the TCB returns to H'00 before resuming counting up.

When a value is set to the TLB while the interval timer is in operation, the value which has been set to the TLB will be loaded to the TCB simultaneously.

12.3.2 Operation as the Auto Reload Timer

When the TMB17 of the TMB is set to 1, the Timer B works as an 8-bit auto reload timer.

When a reload value is set in the TLB, the value is loaded onto the TCB at the same time, and the TCB starts counting up from the value.

When the clock signal is input after the reading of the TCB reaches H'FF, timer B overflows and the TLB value is loaded onto the TCB, then the TCB continues counting up from the loaded value.

Accordingly, overflow interval can be set within the range of 1 to 256 clocks depending on the TLB value.

Clock source and interrupts in the auto reload operation are the same as those in the interval operation. When the TLB value is re-set while the auto reload timer is in operation, the value which has been set to the TLB will be loaded onto the TCB simultaneously.

12.3.3 Event Counter

Timer B works as an event counter using the TMBI pin as the event input pin. When the TMB12 to TMB10 are set to 111, the external event will be selected as the clock source and the TCB counts up at the leading edge or the trailing edge of the TMBI pin inputs.

Section 13 Timer J

13.1 Overview

Timer J consists of twin counters. It carries different operation modes such as reloading and event counting.

13.1.1 Features

Timer J consists of an 8-bit reloading timer and an 8-bit/16-bit selectable reloading timer. It has various functions as listed below. The two timers can be used separately, or they can be connected together to operate as a single timer.

- Reloading timers
- Event counters
- Remote-controlled transmissions
- Takeup/Supply reel pulse division

13.1.2 Block Diagram

Figure 13.1 is a block diagram of timer J. Timer J consists of two reload timers namely, TMJ-1 and TMJ-2.




Figure 13.1 Block Diagram of timer J

13.1.3 Pin Configuration

Table 13.1 shows the pin configuration of timer J.

Table 13.1 Pin Configuration

Name	Abbrev.	I/O	Function
Event input pin	$\overline{\text{IRQ1}}$	Input	Event inputs to the TMJ-1
Event input pin	$\overline{\text{IRQ2}}$	Input	Event inputs to the TMJ-2

13.1.4 Register Configuration

Table 13.2 shows the register configuration of timer J.

The TCJ and TLJ or the TCK and TLK are being allocated to the same address respectively.

Reading or writing determines the accessing register.

Table 13.2 Register Configuration

Name	Abbrev.	R/W	Size	Initial Value	Address ²
Timer mode register J	TMJ	R/W	Byte	H'00	H'D13A
Timer J control register	TMJC	R/W	Byte	H'09	H'D13B
Timer J status register	TMJS	R/(W) ¹	Byte	H'3F	H'D13C
Timer counter J	TCJ	R	Byte	H'FF	H'D139
Timer counter K	TCK	R	Byte	H'FF	H'D138
Timer load register J	TLJ	W	Byte	H'FF	H'D139
Timer load register K	TLK	W	Byte	H'FF	H'D138

Notes: 1. Only 0 can be written to clear the flag.

2. Lower 16 bits of the address.

13.2 Register Descriptions

13.2.1 Timer Mode Register J (TMJ)

Bit :	7	6	5	4	3	2	1	0
	PS11	PS10	ST	8/16	PS21	PS20	TGL	T/R
Initial value :	0	0	0	0	0	0	0	0
R/W :	R/W	R/W	R/W	R/W	R/W	R/W	R	R/W

The timer mode register J (TMJ) works to select the inputting clock for the TMJ-1 and TMJ-2 and to set the operation mode.

The TMJ is an 8-bit register and bit 1 is for read only. All the remaining bits are applicable to read/write.

When reset, the TMJ is initialized to H'00.

Under all other modes than the remote controlling mode, writing into the TMJ works to initialize the counters (TCJ and TCK) to H'FF.

Bits 7 and 6—Selecting the Inputting Clock to the TMJ-1 (PS11 and PS10): These bits work to select the clock to input to the TMJ-1. When the external clock is selected, the counted edge (rising or falling) can also be selected.

Bit 7	Bit 6	Description
PS11	PS10	
0	0	Counting by the PSS, $\phi/512$ (Initial value)
	1	Counting by the PSS, $\phi/256$
1	0	Counting by the PSS, $\phi/4$
	1	Counting at the rising edge or the falling edge of the external clock inputs (IRQ1) *

Note: * The edge selection for the external clock inputs is made by setting the IRQ edge select register (IEGR). See section 6.2.4, IRQ Edge Select Register (IEGR) for more information.

When using an external clock under the remote controlling mode, set the opposite edge with the IRQ1 and the IRQ2 when using an external clock under the remote controlling mode. (When IRQ1 falling, select IRQ2 rising and when IRQ1 rising, select IRQ2 falling)

Bit 5—Starting the Remote Controlled Operation (ST): This bit works to start the remote controlled operations.

When this bit is set to 1, clock signal is supplied to the TMJ-1 to start signal transmissions.

When this bit is cleared to 0, clock supply stops to discontinue the operation. The ST bit will be valid under the remote controlling mode, namely, when bit 0 (T/R bit) is 1 and bit 4 (8/16 bit) is 0. Under other modes than the remote controlling mode, it will be fixed to 0. When a shift to the low power consumption mode is made during remote controlled operation, the ST bit will be cleared to 0. When resuming operation after returning to the active mode, write 1.

Bit 5

ST	Description
0	Works to stop clock signal supply to the TMJ-1 under the remote controlling mode (Initial value)
1	Works to supply clock signal to the TMJ-1 under the remote controlling mode

Bit 4—Switching Over Between 8-bit/16-bit Operations (8/16): This bit works to choose if using timer J as two units of 8-bit timer/counter or if using it as a single unit of 16-bit timer/counter. Even under 16-bit operations, TMJ1I interrupt requests from the TMJ-1 will be valid.

Bit 4

8/16	Description
0	Makes the TMJ-1 and TMJ-2 operate separately (Initial value)
1	Makes the TMJ-1 and TMJ-2 operate altogether as 16-bit timer/counter

Bits 3 and 2—Selecting the Inputting Clock for the TMJ-2 (PS21 and PS20): These bits, together with the PS22 bit in the timer J control register (TMJC), work to select the clock for the TMJ-2. When the external clock is selected, the counted edge (rising or falling) can also be selected. For details, refer to section 13.2.2, Timer J Control Register (TMJC).

Bit 1—TMJ-2 Toggle Flag (TGL): This flag indicates the toggled status of the underflowing with the TMJ-2. Reading only is workable.

It will be cleared to 0 under the low power consumption mode.

Bit 1

TGL	Description
0	The toggle output of the TMJ-2 is 0 (Initial value)
1	The toggle output of the TMJ-2 is 1

Bit 0—Switching Over Between Timer Output/Remote Controlling Output (T/R): This bit works to select if using the timer outputs from the TMJ-1 as the output signal through the TMO pin or if using the toggle outputs (remote controlled transmission data) from the TMJ-2 as the output signal through the TMO pin.

Bit 0

T/R	Description
0	Timer outputs from the TMJ-1 (Initial value)
1	Toggle outputs from the TMJ-2 (remote controlled transmission data)

Selecting the Operation Mode

The operating mode of timer J is determined by bit 3 (EXN) of the timer J control register (TMJC) and bits 4 (8/16) and 0 (T/R) of the timer mode register J (TMJ).

TMJC		TMJ	
Bit 3	Bit 4	Bit 0	
EXN	8/16	T/R	Description
0	0	0	8-bit timer + 16-bit timer
		1	Remote-controlling mode (TMJ-2 works as a 16-bit timer)
	1	*	24-bit timer
1	0	0	Two 8-bit timers (Initial value)
		1	Remote-controlling mode (TMJ-2 works as an 8-bit timer)
	1	*	16-bit timer

Note: * Don't care

Writing to the TMJ in timer mode initializes the counters (TCJ and TCK) (H'FF). Consequently, write to the reloading registers (TLJ and TLK) after finishing settings with the TMJ.

Under the remote controlling mode, although the TLJ and the TLK will not be initialized even when writing is made into the TMJ, follow the sequence listed below when starting a remote controlling operation:

1. Make setting to the remote controlling mode with the TMJ.
2. Write the data into the TLJ and TLK.
3. Start the remote controlled operation by use of the TMJ. (ST bit = 1).

Even under 16-bit operations, TMJ1I interrupt requests from the TMJ-1 will be valid.

13.2.2 Timer J Control Register (TMJC)

Bit :	7	6	5	4	3	2	1	0
	BUZZ1	BUZZ0	MON1	MON0	EXN	TMJ2IE	TMJ1IE	PS22
Initial value :	0	0	0	0	1	0	0	1
R/W :	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

The timer J control register (TMJC) works to select the buzzer output frequency and to control permission/prohibition of interrupts.

The TMJC is an 8-bit read/write register.

When reset, the TMJC is initialized to H'09.

Bits 7 and 6—Selecting the Buzzer Output (BUZZ1 or BUZZ0): This bit works to select if using the buzzer outputs as the output signal through the BUZZ pin or if using the monitor signals as the output signal through the BUZZ pin.

When setting is made to the monitor signals, choose the monitor signal using the MON1 bit and MON0 bit.

Bit 7	Bit 6	Description	Frequency when $\phi = 10 \text{ MHz}$
BUZZ1	BUZZ0		
0	0	$\phi/4096$ (Initial value)	2.44 kHz
	1	$\phi/8192$	1.22 kHz
1	0	Works to output monitor signals	
	1	Works to output BUZZ signals from timer J	

Bits 5 and 4—Selecting the Monitor Signals (MON1 or MON0): These bits work to select the type of signals being output through the BUZZ pin for monitoring purpose. These settings are valid only when the BUZZ1 and BUZZ0 bits are being set to 10.

When PB-CTL or REC-CTL is chosen, signal duties will be output as they are.

In case of DVCTL signals, signals from the CTL dividing circuit will be toggled before being output. Signal waveforms divided by the CTL dividing circuit into n-divisions will further be divided into halves. (Namely, 2n divisions, 50% duty waveform).

In case of TCA7, Bit 7 of the counter of the Timer A will be output. (50% duty)

When prescaler W is being used with the Timer A, 1 Hz outputs are available.

Bit 5	Bit 4	Description
MON1	MON0	
0	0	PB or REC-CTL (Initial value)
	1	DVCTL
1	*	Outputs TCA7

Note: * Don't care.

Bit 3—Expansion Function Control Bit (EXN): This bit enables or disables the expansion function of TMJ-2. When the expansion function is enabled, TMJ-2 works as a 16-bit counter, and further input clock sources and types can be selected.

Bit 3	Description
EXN	
0	Enables the TMJ-2 expansion function
1	Disables the TMJ-2 expansion function (Initial value)

Bit 2—Enabling Interrupt of the TMJ2I (TMJ2IE): This bit works to permit/prohibit occurrence of TMJ2I interrupt of the TMJS in 1-set of the TMJ2I.

Bit 2	Description
TMJ2IE	
0	Prohibits occurrence of TMJ2I interrupt (Initial value)
1	Permits occurrence of TMJ2I interrupt

Bit 1—Enabling Interrupt of the TMJ1I (TMJ1IE): This bit works to permit/prohibit occurrence of TMJ1I interrupt of the TMJS in 1-set of the TMJ1I.

Bit 1

TMJ1IE	Description
0	Prohibits occurrence of TMJ1I interrupt (Initial value)
1	Permits occurrence of TMJ1I interrupt

Bit 0—TMJ-2 Input Clock Selection (PS22): This bit, together with the PS21 and PS20 bits of the timer mode register J (TMJ), selects the TMJ-2 input clock source.

TMJC		TMJ		Description
Bit 3	Bit 0	Bit 3	Bit 2	
EXN	PS22	PS21	PS20	
0	1	0	0	PSS; count at $\phi/128$
			1	PSS; count at $\phi/64$
		1	0	Count at TMJ-1 underflow
			1	External clock (IRQ2); count at rising or falling edge ^{*1}
		0	*	Reserved
1	1	0	0	PSS; count at $\phi/16384$ (Initial value)
			1	PSS; count at $\phi/2048$
		1	0	Count at TMJ-1 underflow
			1	External clock (IRQ2); count at rising or falling edge ^{*1}
	0	0	0	PSS; count at $\phi/1024$
			1	PSS; $\phi/1024$
		1	0	Count at TMJ-1 underflow
			1	External clock (IRQ2); count at rising or falling edge ^{*1}

- Note: * Don't care
1. The external clock edge can be selected by the IRQ edge select register (IEGR). For details, refer to section 6.2.4, IRQ Edge Select Registers (IEGR).

13.2.3 Timer J Status Register (TMJS)

Bit :	7	6	5	4	3	2	1	0
	TMJ2I	TMJ1I	—	—	—	—	—	—
Initial value :	0	0	1	1	1	1	1	1
R/W :	R/(W)*	R/(W)*	—	—	—	—	—	—

Note: * Only 0 can be written to clear the flag.

The timer J status register (TMJS) works to indicate issuance of the interrupt request of timer J. The TMJS is an 8-bit read/write register. When reset, the TMJS is initialized to H'3F.

Bit 7—TMJ2I Interrupt Requesting Flag (TMJ2I)

Bit 7

TMJ2I	Description
0	[Clearing conditions] When 0 is written after reading 1 (Initial value)
1	[Setting conditions] When the TMJ-2 underflows

Bit 6—TMJ1I Interrupt Requesting Flag (TMJ1I): This is the TMJ1I interrupt requesting flag. This flag is set out when the TMJ-1 underflows. TMJ1I interrupt requests will also be made under a 16-bit operation.

Bit 6

TMJ1I	Description
0	[Clearing conditions] When 0 is written after reading 1 (Initial value)
1	[Setting conditions] When the TMJ-1 underflows

Bits 5 to 0—Reserved: These bits cannot be modified and are always read as 1.

13.2.4 Timer Counter J (TCJ)

Bit :	7	6	5	4	3	2	1	0
	TDR17	TDR16	TDR15	TDR14	TDR13	TDR12	TDR11	TDR10
Initial value :	1	1	1	1	1	1	1	1
R/W :	R	R	R	R	R	R	R	R

The timer counter J (TCJ) is an 8-bit readable down-counter which works to count down by the internal clock inputs or external clock inputs. The inputting clock can be selected by the PS11 and PS10 bits of the TMJ. TCJ values can be readout always. Nonetheless, when the EXN bit in TMJC and the 8/16 bit in TMJ are both set to 1, (means when setting is made to 16-bit operation), reading is possible under the word command only.

At this time, the TCK of the TMJ-2 can be read by the upper 8 bits and the TCJ can be read by the lower 8 bits. When the EXN bit in TMJC is 0, TCJ can be read only in byte units.

When the TCJ underflows (H'00 → Reloading value), regardless of the operation mode setting of the 8/16 bit, the TMJ1I bit of the TMJS will be set to 1 bit. The TCJ and TLJ are being allocated to the same address.

When reset, the TCJ is initialized to H'FF.

13.2.5 Timer Counter K (TCK)

Bit :	7	6	5	4	3	2	1	0
	TDR27	TDR26	TDR25	TDR24	TDR23	TDR22	TDR21	TDR20
Initial value :	1	1	1	1	1	1	1	1
R/W :	R	R	R	R	R	R	R	R

The timer counter K (TCK) is an 8-bit or a 16-bit readable down-counter which works to count down by the internal clock inputs or external clock inputs. The inputting clock can be selected by the EXN and PS2 bits of the TMIC, and the PS21 and PS20 bits of the TMJ. TCK values can be readout always. Nonetheless, when the EXN bit in TMJC and the 8/16 bit in TMJ are both set to 1, (means when setting is made to 16-bit operation), reading is possible under the word command only.

At this time, the TCK can be read by the upper 8 bits and the TCJ of the TMJ-1 can be read by the lower 8 bits. When the EXN bit in TMJC is 0, TCK works as a 16-bit counter and can be read only in word units.

When the TCK underflows (H'00 → Reloading value), the TMJ2I bit of the TMJS will be set to 1. The TCK and TLK are being allocated to the same address.

When reset, the TCK is initialized to H'FF.

13.2.6 Timer Load Register J (TLJ)

Bit :	7	6	5	4	3	2	1	0
	TLR17	TLR16	TLR15	TLR14	TLR13	TLR12	TLR11	TLR10
Initial value :	1	1	1	1	1	1	1	1
R/W :	W	W	W	W	W	W	W	W

The timer load register J (TLJ) is an 8-bit write only register which works to set the reloading value of the TCJ.

When the reloading value is set to the TLJ, the value will be simultaneously loaded to the TCJ and the TCJ starts counting down from the set value. Also, during an auto reloading operation, when the TCJ underflows, the value of the TLJ will be loaded to the TCJ. Consequently, the underflowing cycle can be set within the range of 1 to 256 input clocks. Nonetheless, when the EXN bit in TMJC and the 8/16 bit in TMJ are both set to 1, (means when setting is made to 16-bit operation), writing is possible under the word command only.

At this time, the upper 8 bits can be written into the TLK of the TMJ-2 and the lower 8 bits can be written into the TLJ. When the EXN bit in TMJC is 0, TLJ can be written to only in byte units; an 8-bit reload value is written to TLJ.

The TLJ and TCJ are being allocated to the same address.

When reset, the TLJ is initialized to H'FF.

13.2.7 Timer Load Register K (TLK)


Bit :	7	6	5	4	3	2	1	0
	TLR27	TLR26	TLR25	TLR24	TLR23	TLR22	TLR21	TLR20
Initial value :	1	1	1	1	1	1	1	1
R/W :	W	W	W	W	W	W	W	W

The timer load register K (TLK) is an 8-bit or a 16-bit write only register which works to set the reloading value of the TCK.

When the reloading value is set to the TLK, the value will be simultaneously loaded to the TCK and the TCK starts counting down from the set value. Also, during an auto reloading operation, when the TCK underflows, the value of the TLK will be loaded to the TCK. Consequently, the underflowing cycle can be set within the range of 1 to 256 input clocks. Nonetheless, when the EXN bit in TMJC and the 8/16 bit in TMJ are both set to 1, (means when setting is made to 16-bit operation), writing is possible under the word command only. At this time, the upper 8 bits can be written into the TLK and the lower 8 bits can be written into the TLJ of the TMJ-1. When the EXN bit in TMJC is 0, TLK can be written to only in word units; a 16-bit reload value is written to TLK. The TLK and TCK are being allocated to the same address.

When reset, the TLK is initialized to H'FF.

13.2.8 Module Stop Control Register (MSTPCR)



The MSTPCR are 8-bit read/write twin registers which work to control the module stop mode. When the MSTP13 bit is set to 1, timer J stops its operation at the ending point of the bus cycle to shift to the module stop mode. For more information, see section 4.5, Module Stop Mode. When reset, the MSTPCR is initialized to H'FFFF.

Bit 5—Module Stop (MSTP13): This bit works to designate the module stop mode for the Timer J.

MSTPCRH

Bit 5

MSTP13	Description
0	Cancels the module stop mode of timer J
1	Sets the module stop mode of timer J (Initial value)

13.3 Operation

13.3.1 8-bit Reload Timer (TMJ-1)

The TMJ-1 is an 8-bit reload timer. As the clock source, dividing clock or edge signals through the $\overline{\text{IRQ1}}$ pin are being used. By selecting the edge signals through the $\overline{\text{IRQ1}}$ pin, it can also be used as an event counter. While it is working as an event counter, its reloading function is workable simultaneously. When data are written into the reloading register, these data will be written into the counters (event counter, timer counter) simultaneously. Also, when the event counter underflows, the event counter value is reset to the reload register value, and a TMJ1I interrupt request occurs. Every time the counter underflows, the output level toggles. This output can be used as a buzzer or the carrier frequency at remote-controlled transmission by selecting an appropriate divided clock.

The TMJ-1 and TMJ-2, in combination, can be used as a 16-bit or a 24-bit reload timer.

Nonetheless, when they are being used, in combination, as a 16-bit timer, word command only is valid and the TCK works as the down counter for the upper 8 bits and the TCJ works as the down counter for the lower 8 bits, means a reloading register of total 16 bits.

When data are written into a 16-bit reloading register, the same data will be written into the 16-bit down counter.

Also, when the 16-bit down counter underflow signals, the data of the 16-bit reloading register will be reloaded into the down counter. When the EXN bit of TMJC is set to 0, the expansion function of TMJ-2 is enabled, that is, TMJ-2 works as a 16-bit reloading timer, and it can be connected to TMJ-1 to be a 24-bit reloading timer. In this case, TCK works as the upper 16-bit part and TCJ works as the lower 8-bit part of a 24-bit down counter, and TLK works as the upper 16-bit part and TLJ works as the lower 8-bit part of a 24-bit reloading register.

Even when they are making a 16-bit or a 24-bit operation, the TMJ1I interrupt requests of the TMJ-1 and BUZZER outputs are effective. In case these functions are not necessary, make them invalid by programming.

The TMJ-1 and TMJ-2, in combination, can be used for remote controlled data transmission.

Regarding the remote controlled data transmission, see section 13.3.3, Remote Controlled Data Transmission.

13.3.2 8-bit Reload Timer (TMJ-2)

The TMJ-2 is an 8-bit or a 16-bit down-counting reload timer. As the clock source, dividing clock, edge signals through the $\overline{\text{IRQ2}}$ pin or the underflow signals from the TMJ-1 are being used. By selecting the edge signals through the $\overline{\text{IRQ2}}$ pin, it can also be used as an event counter. While it is working as an event counter, its reloading function is workable simultaneously.

When data are written into the reloading register, these data will be written into the counter simultaneously. Also, when the counter underflows, reloading will be made to the data counter of the reloading register.

When the counter underflows, TMJ2I interrupt requests will be issued.

The TMJ-2 and TMJ-1, in combination, can be used as a 16-bit or a 24-bit reload timer. For more Rev. 1.0, 02/00, page 274 of 1141

information on the 16-bit or 24-bit reload timer, see section 13.3.1, 8-bit Reload Timer (TMJ-1). The TMJ-2 and TMJ-1, in combination, can be operated by remote controlled data transmission. Regarding the remote controlled data transmission, see section 13.3.3, Remote Controlled Data Transmission.

13.3.3 Remote Controlled Data Transmission

The Timer J is capable of making remote controlled data transmission. The carrier frequencies for the remote controlled data transmission can be generated by the TMJ-1 and the burst width duration and the space width duration can be setup by the TMJ-2.

The data having been written into the reloading register TMJ-1 and into the burst/space duration register (TLK) of the TMJ-2 will be loaded to the counter at the same time as the remote controlled data transmission starts. (Remote controlled data transmission starting bit (ST) $\leftarrow$ 1) While remote controlled data transmission is being made, the contents of the burst/space duration register will be loaded to the counter only while reloading is being made by underflow signals. Even when a writing is made to the burst/space duration register while remote controlled data transmission is being made, reloading operation will not be made until an underflow signal is issued. The TMJ-2 issues TMJ2I interrupt requests by the underflow signals. The TMJ-1 performs normal reloading operation (including the TMJ1I interrupt requests).

Figure 13.2 shows the output waveform for the remote controlled data transmission function. When a shift to the low power consumption mode is effected while remote controlled data transmission is being made, the ST bit will be cleared to 0. When resuming the remote controlled data transmission after returning to the active mode, write 1.




Figure 13.2 Remote Controlled Data Transmission Output Waveform




Figure 13.3 Timer Output Timing

When the Timer J is set to the remote controlled operation mode, since the start bit (ST) is being set or cleared in synchronization with the inputting clock to the TMJ-2, a delay upto a cycle of the inputting clock at the maximum occurs, namely, after the ST bit has been set to 1 until the remote controlled data transmission starts. Consequently, when the TLK is updated during the period after setting the ST bit to 1 until the next cycle of the inputting clock comes, the initial burst width will be changed as shown in figure 13.4.

Therefore, when making remote controlled data transmission, determine I/O of the TGL bit at the time of the first burst width control operation without fail. (Or, set the space width to the TLK after waiting for a cycle of the inputting clock.)

After that, operations can be continued by interrupts.

Similarly, pay attention to the control works when ending remote controlled data transmission.

Example:

- 1) Set the burst width with the TLK.
- 2) ST bit $\leftarrow 1$.
- 3) Execute the procedure 4) if the TGL flag = 1.
- 4) Set the space width with the TLK under the status where the TGL flag = 1.
- 5) Make TMJ-2 interrupt.
- 6) Set the burst width with the TLK.
- :
- n) After making TMJ-2 interrupt, make setting of the ST $\leftarrow 0$ under the status where the TGL flag = 0.




Figure 13.4 Controls of the Remote Controlled Data Transmission

13.3.4 TMJ-2 Expansion Function

The TMJ-2 expansion function is enabled by setting the EXN bit in the timer J control register (TMJC) to 0. This function makes TMJ-2, which usually works as an 8-bit counter, work as a 16-bit counter. When this function is selected, timer counter K (TCK) and timer load register K (TLK) must be accessed as follows:

TCK Read: To read TCK, use the word-length MOV instruction. In this case, the upper 8 bits of TCK are read out to the lower byte of the on-chip data bus, and the lower 8 bits are read out to the upper byte of the on-chip data bus. That is, when MOV.W @TCK, Rn is executed, the lower 8 bits of TCK are stored in RnH and the upper 8 bits are stored in RnL.

TLK Write: To write to TLK, use the word-length MOV instruction. In this case, the upper 8 bits are written to the lower byte of TLK, and the lower 8 bits are written to the upper byte of TLK. That is, when MOV.W Rn, @TLK is executed, the RnH data is written to the lower byte of TLK, and the RnL data is written to the upper byte of TLK.

Section 14 Timer L

14.1 Overview

Timer A is an 8-bit up/down counter using the control pulses or the CFG division signals as the clock source.

14.1.1 Features

Features of timer L are as follows:

- Two types of internal clocks ($\phi/128$ and $\phi/64$), DVCFG2 (CFG division signal 2), PB and REC-CTL (control pulses) are available for your selection.
 - When the PB-CTL is not available, such as when reproducing un-recorded tapes, tape count can be made by the DVCFG2.
 - Selection of the leading edge or the trailing edge is workable with the CTL pulse counting.
- Interrupts occur when the counter overflows or underflows and at occurrences of compare match clear.
- Capable to switch over between the up-counting and down-counting functions with the counter.

14.1.2 Block Diagram

Figure 14.1 shows a block diagram of timer L.




Figure 14.1 Block Diagram of Timer L

14.1.3 Register Configuration

Table 14.1 shows the register configuration of timer L. The linear time counter (LTC) and the reload compare patch register (RCR) are being allocated to the same address. Reading or writing determines the accessing register.

Table 14.1 Register Configuration

Name	Abbrev.	R/W	Size	Initial Value	Address*
Timer L mode register	LMR	R/W	Byte	H'30	H'D112
Linear time counter	LTC	R	Byte	H'00	H'D113
Reload/compare match register	RCR	W	Byte	H'00	H'D113

Note: * Lower 16 bits of the address.

14.2 Register Descriptions

14.2.1 Timer L Mode Register (LMR)

Bit :	7	6	5	4	3	2	1	0
	LMIF	LMIE	—	—	LMR3	LMR2	LMR1	LMR0
Initial value :	0	0	1	1	0	0	0	0
R/W :	R/(W)*	R/W	—	—	R/W	R/W	R/W	R/W

Note: * Only 0 can be written to clear the flag.

The timer L mode register A (LMR) is an 8-bit read/write register which works to control the interrupts, to select between up-counting and down-counting and to select the clock source. When reset, the LMR is initialized to H'30.

Bit 7—Timer L Interrupt Requesting Flag (LMIF): This is the Timer L interrupt requesting flag. It indicates occurrence of overflow or underflow of the LTC or occurrence of compare match clear.

Bit 7

LMIF	Description
0	[Clearing conditions] When 0 is written after reading 1 (Initial value)
1	[Setting conditions] When the LTC overflows, underflows or when compare match clear has occurred

Bit 6—Enabling Interrupt of the Timer L (LMIE): This bit works to permit/prohibit occurrence of interrupt of timer L when the LTC overflows, underflows or when compare match clear has occurred.

Bit 6

LMIE	Description
0	Prohibits occurrence of interrupt of Timer L (Initial value)
1	Permits occurrence of interrupt of Timer L

Bits 5 and 4—Reserved: These bits cannot be modified and are always read as 1.

Bit 3—Up-Count/Down-Count Control (LMR3): This bit is for selection if timer L is to be controlled to the up-counting function or down-counting function.

1. When Controlled to the Up-Counting Function

- When any other values than H'00 are input to the RCR, the LTC will be cleared to H'00 before starting counting up. When the LTC value and the RCR value match, the LTC will be cleared to H'00. Also, interrupt requests will be issued by the match signal. (Compare patch clear function)
- When H'00 is set to the RCR, the counter makes 8-bit interval timer operation to issue a interrupt request when overflowing occurs. (Interval timer function)

2. When Controlled to the Down-Counting Function

- When a value is set to the RCR, the set value is reloaded to the LTC and counting down starts from that value. When the LTC underflows, the value of the RCR will be reloaded to the LTC. Also, when the LTC underflows, a interrupt request will be issued. (Auto reload timer function)

Bit 3

LMR3	Description
0	Controlling to the up-counting function (Initial value)
1	Controlling to the down-counting function

Bits 2 to 0—Clock Selection (LMR2 to LMR0)

The bits LMR2 to LMR0 work to select the clock to input to timer L. Selection of the leading edge or the trailing edge is workable for counting by the PB and the REC-CTL.

Bit 2	Bit 1	Bit 0	Description
R2	LMR1	LMR0	
0	0	0	Counts at the rising edge of the PB and REC-CTL (Initial value)
		1	Counts at the falling edge of the PB and REC-CTL
	1	*	Counts the DVCFG2
1	0	*	Counts at $\phi/128$ of the internal clock
	1	*	Counts at $\phi/64$ of the internal clock

Note: * Don't care.

14.2.2 Linear Time Counter (LTC)

Bit :	7	6	5	4	3	2	1	0
	LTC7	LTC6	LTC5	LTC4	LTC3	LTC2	LTC1	LTC0
Initial value :	0	0	0	0	0	0	0	0
R/W :	R	R	R	R	R	R	R	R

The linear time counter (LTC) is a readable 8-bit up/down-counter. The inputting clock can be selected by the LMR2 to LMR0 bits of the LMR.

When reset, the LTC is initialized to H'00.

14.2.3 Reload/Compare Match Register (RCR)

Bit :	7	6	5	4	3	2	1	0
	RCR7	RCR6	RCR5	RCR4	RCR3	RCR2	RCR1	RCR0
Initial value :	0	0	0	0	0	0	0	0
R/W :	W	W	W	W	W	W	W	W


The reload/compare match register (RCR) is an 8-bit write only register.

When timer L is being controlled to the up-counting function, when a compare match value is set to the RCR, the LTC will be cleared at the same time and the LTC will then start counting up from the initial value (H'00).

While, when the Timer L is being controlled to the down-counting function, when a reloading value is set to the RCR, the same value will be loaded to the LTC at the same time and the LTC will then start counting up from said value. Also, when the LTC underflows, the value of the RCR will be reloaded to the LTC.

When reset, the RCR is initialized to H'00.

14.2.4 Module Stop Control Register (MSTPCR)



The MSTPCR are 8-bit read/write twin registers which work to control the module stop mode. When the MSTP12 bit is set to 1, timer L stops its operation at the ending point of the bus cycle to shift to the module stop mode. For more information, see section 4.5, Module Stop Mode. When reset, the MSTPCR is initialized to H'FFFF.

Bit 4—Module Stop (MSTP12): This bit works to designate the module stop mode for timer L.

MSTPCRH

Bit 4

MSTP12	Description
0	Cancels the module stop mode of timer L
1	Sets the module stop mode of timer L (Initial value)

14.3 Operation

Timer L is an 8-bit up/down counter.

The inputting clock for Timer L can be selected by the LMR2 to LMR0 bits of the LMR from the choices of the internal clock ($\phi/128$ and $\phi/64$), DVCDG2, PB and REC-CTL.

Timer L is provided with three different types of operation modes, namely, the compare match clear mode when controlled to the up-counting function, the auto reloading mode when controlled to the down-counting function and the interval timer mode.

Respective operation modes and operation methods will be explained below.

14.3.1 Compare Match Clear Operation

When the LMR3 bit of the LMR is cleared to 0, timer L will be controlled to the up-counting function.

When any other values than H'00 are written into the RCR, the LTC will be cleared to H'00 simultaneously before starting counting up.

Figure 14.2 shows RCR writing and LTC clearing timing. When the LTC value and the RCR value match (compare match), the LTC readings will be cleared to H'00 to resume counting from H'00.

Figure 14.3 indicated on the next page shows the compare match clear timing.




Figure 14.2 RCR Writing and LTC Clearing Timing Chart




Figure 14.3 Compare Match Clearing Timing Chart
(In case the rising edge of the PB-CTL is selected)

Section 15 Timer R

15.1 Overview

Timer R consists of triple 8-bit down-counters. It carries VCR mode identification function and slow tracking function in addition to the reloading function and event counter function.

15.1.1 Features


The Timer R consists of triple 8-bit reloading timers. By combining the functions of three units of reloading timers/counters and by combining three units of timers, it can be used for the following applications:

- Applications making use of the functions of three units of reloading timers.
- For identification of the VCR mode.
- For reel controls.
- For acceleration and braking of the capstan motor when being applied to intermittent movements.
- Slow tracking mono-multi applications.

15.1.2 Block Diagram

Timer R consists of three units of reload timer counters, namely, two units of reload timer counters equipped with capturing function (TMRU-1 and TMRU-2) and a unit of reload timer counter (TMRU-3).

Figure 15.1 is a block diagram of timer R.



- Notes:
1. When the DVCTL is being used as the clock source, reloading will be made when the counter underflows and when the dividing clock is being used as the clock source, reloading will be made by the DVCTL.
 2. When the LAT bit = 0, the capture signal against the TMRU-1 will not be output.

Figure 15.1 Block Diagram of Timer R

15.1.3 Pin Configuration

Table 15.1 shows the pin configuration of timer R.

Table 15.1 Pin Configuration

Name	Abbrev.	I/O	Function
Input capture inputting pin	$\overline{\text{IRQ3}}$	Input	Input capture inputting for the Timer R

15.1.4 Register Configuration

Table 15.2 shows the register configuration of timer R.

Table 15.2 Register Configuration

Name	Abbrev.	R/W	Size	Initial Value	Address
Timer R mode register 1	TMRM1	R/W	Byte	H'00	H'D118
Timer R mode register 2	TMRM2	R/W	Byte	H'00	H'D119
Timer R control/status register	TMRCs	R/W	Byte	H'03	H'D11F
Timer R capture register 1	TMRCp1	R	Byte	H'FF	H'D11A
Timer R capture register 2	TMRCp2	R	Byte	H'FF	H'D11B
Timer R load register 1	TMRL1	W	Byte	H'FF	H'D11C
Timer R load register 2	TMRL2	W	Byte	H'FF	H'D11D
Timer R load register 3	TMRL3	W	Byte	H'FF	H'D11E

Note: Memories of respective registers will be preserved even under the low power consumption mode. Nonetheless, the CAPF flag and SLW flag of the TMRM2 will be cleared to 0.

15.2 Register Descriptions

15.2.1 Timer R Mode Register 1 (TMRM1)

Bit :	7	6	5	4	3	2	1	0
	CLR2	AC/BR	RLD	RLCK	PS21	PS20	RLD/CAP	CPS
Initial value :	0	0	0	0	0	0	0	0
R/W :	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

The timer R mode register 1 (TMRM1) works to control the acceleration and braking processes and to select the inputting clock for the TMRU-2. This is an 8-bit read/write register. When reset, the TMRM1 is initialized to H'00.

Bit 7—Selecting Clearing/Not Clearing of TMRU-2 (CLR2): This bit is used for selecting if the TMRU-2 counter reading is to be cleared or not as it is captured.

Bit 7

CLR2	Description
0	TMRU-2 counter reading is not to be cleared as soon as it is captured. (Initial value)
1	TMRU-2 counter reading is to be cleared as soon as it is captured

Bit 6—Acceleration/Braking Processing (AC/BR): This bit works to control occurrences of interrupt requests to detect completion of acceleration or braking while the capstan motor is making intermittent revolutions.

For more information, see section 15.3.6, Acceleration and Braking Processes of the Capstan Motor.

Bit 6

AC/BR	Description
0	Braking (Initial value)
1	Acceleration

Bit 5—Using/Not Using the TMRU-2 for Reloading (RLD): This bit is used for selecting if the TMRU-2 reload function is to be turned on or not.

Bit 5

RLD	Description
0	Not using the TMRU-2 as the reload timer (Initial value)
1	Using the TMRU-2 as the reload timer

Bit 4—Reloading Timing for the TMRU-2 (RLCK): This bit works to select if the TMRU-2 is reloading by the CFG or by underflowing of the TMRU-2 counter. This choice is valid only when the bit 5 (RLD) is being set to 1.

Bit 4

RLCK	Description
0	Reloading at the rising edge of the CFG (Initial value)
1	Reloading by underflowing of the TMRU-2

Bits 3 and 2—Clock Source for the TMRU-2 (PS21 and PS20): These bits work to select the inputting clock to the TMRU-2.

Bit 3	Bit 2	Description
PS21	PS20	
0	0	Counting by underflowing of the TMRU-1 (Initial value)
	1	Counting by the PSS, $\phi/256$
1	0	Counting by the PSS, $\phi/128$
	1	Counting by the PSS, $\phi/64$

Bit 1—Operation Mode of the TMRU-1 (RLD/CAP): This bit works to select if the operation mode of the TMRU-1 is reload timer mode or capture timer mode.

Under the capture timer mode, reloading operation will not be made. Also, the counter reading will be cleared as soon as capture has been made.

Bit 1

RLD/CAP	Description
0	The TMRU-1 works as the reloading timer (Initial value)
1	The TMRU-1 works as the capture timer

Bit 0—Capture Signals of the TMRU-1 (CPS): In combination with the LAT bit (Bit 7) of the TMR2, this bit works to select the capture signals of the TMRU-1. This bit becomes valid when the LAT bit is being set to 1. It will also become valid when the RLD/CAP bit (Bit 1) is being set to 1. Nonetheless, it will be invalid when the RLD/CAP bit (Bit 1) is being set to 0.

Bit 0

CPS	Description
0	Capture signals at the rising edge of the CFG (Initial value)
1	Capture signals at the edge of the IRQ3

15.2.2 Timer R Mode Register 2 (TMRM2)

Bit :	7	6	5	4	3	2	1	0
	LAT	PS11	PS10	PS31	PS30	CP/SLM	CAPF	SLW
Initial value :	0	0	0	0	0	0	0	0
R/W :	R/W	R/W	R/W	R/W	R/W	R/W	R/(W)*	R/(W)*

The timer R mode register 2 (TMRM2) is an 8-bit read/write register which works to identify the operation mode and to control the slow tracking processing.

When reset, the TMRM2 is initialized to H'00.

Note: * The CAPF bit and the SLW bit, respectively, works to latch the interrupt causes and writing 0 only is valid. Consequently, when these bits are being set to 1, respective interrupt requests will not be issued. Therefore, it is necessary to check these bits during the course of the interrupt processing routine to have them cleared.

Also, priority is given to the set and, when an interrupt cause occur while the a clearing command (BCLR, MOV, etc.) is being executed, the CAPF bit and the SLW bit will not be cleared respectively and it thus becomes necessary to pay attention to the clearing timing.

Bit 7—Capture Signals of the TMRU-2 (LAT): In combination with the CPS bit (Bit 0) of the TMRM1, this bit works to select the capture signals of the TMRU-2.

TMRM2	TMRM1	
Bit 7	Bit 0	
LAT	CPS	Description
0	*	Captures when the TMRU-3 underflows (Initial value)
1	0	Captures at the rising edge of the CFG
	1	Captures at the edge of the IRQ3

Note: * Don't care.

Bits 6 and 5—Clock Source for the TMRU-1 (PS11 and PS10): These bits work to select the inputting clock to the TMRU-1.

Bit 6	Bit 5	
PS11	PS10	Description
0	0	Counting at the rising edge of the CFG (Initial value)
	1	Counting by the PSS, $\phi/4$
1	0	Counting by the PSS, $\phi/256$
	1	Counting by the PSS, $\phi/512$

Bits 4 and 3—Clock Source for the TMRU-3 (PS31 and PS30)

These bits work to select the inputting clock to the TMRU-3.

Bit 4	Bit 3	
PS31	PS30	Description
0	0	Counting at the rising edge of the DVCTL from the dividing circuit. (Initial value)
	1	Counting by the PSS, $\phi/4096$
1	0	Counting by the PSS, $\phi/2048$
	1	Counting by the PSS, $\phi/1024$

Bit 2—Interrupt Causes (CP/SLM): This bit works to select the interrupt causes for the TMRI3.

Bit 2

CP/SLM	Description
0	Makes interrupt requests upon the capture signals of the TMRU-2 valid (Initial value)
1	Makes interrupt requests upon ending of the slow tracking mono-multi valid

Bit 1—Capture Signal Flag (CAPF): This is a flag being set out by the capture signal of the TMRU-2. Although both reading/writing are possible, 0 only is valid for writing. Also, priority is being given to the set and, when the capture signal and writing 0 occur simultaneously, this flag bit remains being set to 1 and the interrupt request will not be issued and it is necessary to be attentive about this fact. When the CP/SLM bit (bit 2) is being set to 1, this CAPF bit should always be set to 0. The CAPF flag is cleared to 0 under the low power consumption mode.

Bit 1

CAPF	Description
0	[Clearing conditions] When 0 is written after reading 1 (Initial value)
1	[Setting conditions] At occurrences of the TMRU-2 capture signals while the CP/SLM bit is set to 0

Bit 0—Slow Tracking Mono-multi Flag (SLW): This is a flag being set out when the slow tracking mono-multi processing ends. Although both reading/writing are possible, 0 only is valid for writing. Also, priority is being given to the set and, when ending of the slow tracking mono-multi processing and writing 0 occur simultaneously, this flag bit remains being set to 1 and the interrupt request will not be issued and it is necessary to be attentive about this fact. When the CP/SLM bit (bit 2) is being set to 0, this SLW bit should always be set to 0. The SLW flag is cleared to 0 under the low power consumption mode.

Bit 0

SLW	Description
0	[Clearing conditions] When 0 is written after reading 1 (Initial value)
1	[Setting conditions] When the slow tracking mono-multi processing ends while the CP/SLM bit is set to 1

15.2.3 Timer R Control/Status Register (TMRCS)

Bit :	7	6	5	4	3	2	1	0
	TMRI3E	TMRI2E	TMRI1E	TMRI3	TMRI2	TMRI1	—	—
Initial value :	0	0	0	0	0	0	1	1
R/W :	R/W	R/W	R/W	R/(W)*	R/(W)*	R/(W)*	—	—

Note: * Only 0 can be written to clear the flag.

The timer R control/status register (TMRCS) works to control the interrupts of timer R. The TMRCS is an 8-bit read/write register. When reset, the TMRCS is initialized to H'03.

Bit 7—Enabling the TMRI3 Interrupt (TMRI3E): This bit works to permit/prohibit occurrence of the TMRI3 interrupt when an interrupt cause being selected by the CP/SLM bit of the TMRM2 has occurred, such as occurrences of the TMRU-2 capture signals or when the slow tracking mono-multi processing ends, and the TMRI3 has been set to 1.

Bit 7

TMRI3E	Description
0	Prohibits occurrences of TMRI3 interrupts (Initial value)
1	Permits occurrences of TMRI3 interrupts

Bit 6—Enabling the TMRI2 Interrupt (TMRI2E): This bit works to permit/prohibit occurrence of the TMRI2 interrupt when the TMRI2 has been set to 1 by issuance of the underflow signal of the TMRU-2 or by ending of the slow tracking mono-multi processing.

Bit 6

TMRI2E	Description
0	Prohibits occurrences of TMRI2 interrupts (Initial value)
1	Permits occurrences of TMRI2 interrupts

Bit 5—Enabling the TMRI1 Interrupt (TMRI1E): This bit works to permit/prohibit occurrence of the TMRI1 interrupt when the TMRI1 has been set to 1 by issuance of the underflow signal of the TMRU-1.

Bit 5

TMRI1E	Description
0	Prohibits occurrences of TMRI1 interrupts (Initial value)
1	Permits occurrences of TMRI1 interrupts

Bit 4—TMRI3 Interrupt Requesting Flag (TMRI3): This is the TMRI3 interrupt requesting flag.

It indicates occurrence of an interrupt cause being selected by the CP/SLM bit of the TMRM2, such as occurrences of the TMRU-2 capture signals or ending of the slow tracking mono-multi processing.

Bit 4

TMRI3	Description
0	[Clearing conditions] When 0 is written after reading 1 (Initial value)
1	[Setting conditions] At occurrence of the interrupt cause being selected by the CP/SLM bit of the TMRM2

Bit 3—TMRI2 Interrupt Requesting Flag (TMRI2): This is the TMRI2 interrupt requesting flag.

It indicates occurrences of the TMRU-2 underflow signals or ending of the acceleration/braking processing of the capstan motor.

Bit 3

TMRI2	Description
0	[Clearing conditions] When 0 is written after reading 1 (Initial value)
1	[Setting conditions] At occurrences of the TMRU-2 underflow signals or ending of the acceleration /braking processing of the capstan motor

Bit 2—TMRI1 Interrupt Requesting Flag (TMRI1): This is the TMRI1 interrupt requesting flag.
 It indicates occurrences of the TMRU-1 underflow signals.

Bit 2

TMRI1	Description
0	[Clearing conditions] When 0 is written after reading 1. (Initial value)
1	[Setting conditions] When the TMRU-1 underflows.

Bits 1 and 0—Reserved: These bits cannot be modified and are always read as 1.

15.2.4 Timer R Capture Register 1 (TMRCP1)

Bit :	7	6	5	4	3	2	1	0
	TMRC17	TMRC16	TMRC15	TMRC14	TMRC13	TMRC12	TMRC11	TMRC10
Initial value :	1	1	1	1	1	1	1	1
R/W :	R	R	R	R	R	R	R	R

The timer R capture register 1 (TMRCP1) works to store the captured data of the TMRU-1. During the course of the capturing operation, the TMRU-1 counter readings are captured by the TMRCP1 at the CFG edge or the IRQ3 edge. The capturing operation of the TMRU-1 is performed using 16 bits, in combination with the capturing operation of the TMRU-2. The TMRCP1 is an 8-bit read only register. When reset, the TMRCS is initialized to H'FF.

- Notes:
1. When the TMRCP1 is readout while the capture signal is being received, the reading data become unstable. Pay attention to the timing for reading out.
 2. When a shift to the low power consumption mode is made while the capturing operating is in progress, the counter reading becomes unstable. After returning to the active mode, always write H'FF into the TMRL1 to initialize the counter.

15.2.5 Timer R Capture Register 2 (TMRC2P2)

Bit :	7	6	5	4	3	2	1	0
	TMRC27	TMRC26	TMRC25	TMRC24	TMRC23	TMRC22	TMRC21	TMRC20
Initial value :	1	1	1	1	1	1	1	1
R/W :	R	R	R	R	R	R	R	R

The timer R capture register 2 (TMRC2P2) works to store the capture data of the TMRU-2. At each CFG edge, IRQ3 edge, or at occurrence of underflow of the TMRU-3, the TMRU-2 counter readings are captured by the TMRC2P2.

The TMRC2P2 is an 8-bit read only register. When reset, the TMRC2P2 will be initialized into H'FF.

- Notes:
1. When the TMRC2P2 is readout while the capture signal is being received, the reading data become unstable. Pay attention to the timing for reading out.
 2. When a shift to the low power consumption mode is made, the counter reading becomes unstable. After returning to the active mode, always write H'FF into the TMRL2 to initialize the counter.

15.2.6 Timer R Load Register 1 (TMRL1)

Bit :	7	6	5	4	3	2	1	0
	TMR17	TMR16	TMR15	TMR14	TMR13	TMR12	TMR11	TMR10
Initial value :	1	1	1	1	1	1	1	1
R/W :	W	W	W	W	W	W	W	W

The timer R load register 1 (TMRL1) is an 8-bit write-only register which works to set the load value of the TMRU-1.

When a load value is set to the TMRL1, the same value will be set to the TMRU-1 counter simultaneously and the counter starts counting down from the set value. Also, when the counter underflows during the course of the reload timer operation, the TMRL1 value will be set to the counter.

When reset, the TMRL1 is initialized to H'FF.

15.2.7 Timer R Load Register 2 (TMRL2)

Bit :	7	6	5	4	3	2	1	0
	TMR27	TMR26	TMR25	TMR24	TMR23	TMR22	TMR21	TMR20
Initial value :	1	1	1	1	1	1	1	1
R/W :	W	W	W	W	W	W	W	W

The timer R load register 2 (TMRL2) is an 8-bit write only register which works to set the load value of the TMRU-2.

When a load value is set to the TMRL2, the same value will be set to the TMRU-2 counter simultaneously and the counter starts counting down from the set value. Also, when the counter underflows or a CFG edge is detected during the course of the reload timer operation, the TMRL2 value will be set to the counter.

When reset, the TMRL2 is initialized to H'FF.

15.2.8 Timer R Load Register 3 (TMRL3)


Bit :	7	6	5	4	3	2	1	0
	TMR37	TMR36	TMR35	TMR34	TMR33	TMR32	TMR31	TMR30
Initial value :	1	1	1	1	1	1	1	1
R/W :	W	W	W	W	W	W	W	W

The timer R load register 3 (TMRL3) is an 8-bit write only register which works to set the load value of the TMRU-3.

When a load value is set to the TMRL3, the same value will be set to the TMRU-3 counter simultaneously and the counter starts counting down from the set value. Also, when the counter underflows or a DVCTL edge is detected, the TMRL2 value will be set to the counter. (Reloading will be made by the underflowing signals when the DVCTL signal is selected as the clock source, and reloading will be made by the DVCTL signals when the dividing clock is selected as the clock source.)

When reset, the TMRL3 is initialized to H'FF.

15.2.9 Module Stop Control Register (MSTPCR)



The MSTPCR are 8-bit read/write twin registers which work to control the module stop mode. When the MSTP11 bit is set to 1, timer R stops its operation at the ending point of the bus cycle to shift to the module stop mode. For more information, see section 4.5, Module Stop Mode. When reset, the MSTPCR is initialized to H'FFFF.

Bit 3—Module Stop (MSTP11): This bit works to designate the module stop mode for the Timer R.

MSTPCRH

Bit 3

MSTP11	Description
0	Cancels the module stop mode of timer R
1	Sets the module stop mode of timer R (Initial value)

15.3 Operation

15.3.1 Reload Timer Counter Equipped with Capturing Function TMRU-1

TMRU-1 is a reload timer counter equipped with capturing function. It consists of an 8-bit down-counter, a reloading register and a capture register.

The clock source can be selected from among the leading edge of the CFG signals and three types of dividing clocks. It is also selectable whether using it as a reload counter or as a capture counter. Even when the capturing function is selected, the counter readings can be updated by writing the values into the reloading register.

When the counter underflows, the TMRI1 interrupt request will be issued.

The initial values of the TMRU-1 counter, reloading register and capturing register are all H'FF.

- Operation of the Reload Timer

When a value is written into the reloading register, the same value will be written into the counter simultaneously. Also, when the counter underflows, the reloading register value will be reloaded to the counter. The TMRU-1 is a dividing circuit for the CFG. In combination with the TMRU-2 and TMRU-3, it can also be used for the mode identification purpose.

- Capturing Operation

Capturing operation is carried out in combination with the TMRU-2 using the combined 16 bits. It can be so programmed that the counter may be cleared by the capture signal. The CFG edges or IRQ3 edges are used as the capture signals. It is possible to issue the TMRI3 interrupt request by the capture signal.

In addition to the capturing function being worked out in combination with the TMRU-2, the TMRU-1 can be used as a 16-bit CFG counter. Selecting the $\overline{\text{IRQ3}}$ as the capture signal, the CFG within the duration of the reel pulse being input into the $\overline{\text{IRQ3}}$ pin can be counted by the TMRU-1.

15.3.2 Reload Timer Counter Equipped with Capturing Function TMRU-2

TMRU-2 is a reload timer counter equipped with capturing function. It consists of an 8-bit down-counter, a reloading register and a capture register.

The clock source can be selected from among the underflowing signal of the TMRU-1 and three types of dividing clocks. Also, although the reloading function is workable during its capturing operation, equipping or not of the reloading function is selectable. Even when without-reloading-function is chosen, the counter reading can be updated by writing the values to the reloading register.

When the counter underflows, the TMRI2 interrupt request will be issued.

The initial values of the TMRU-2 counter, reloading register and capturing register are all H'FF.

- Operation of the Reload Timer

When a value is written into to the reloading register, the same value will be written into the counter, simultaneously. Also, when the counter underflows or when a CFG edge is detected, the reloading register value will be reloaded to the counter.

The TMRU-2 can make acceleration and braking work for the capstan motor using the reload timer operation.

- Capturing Operation

Using the capture signals, the counter reading can be latched into the capturing register. As the capture signal, you can choose from among edges of the CFG, edges of the IRQ3 or the underflow signals of the TMRU-3. It is possible to issue the TMRI3 interrupt request by the capture signal.

The capturing function (stopping the reloading function) of the TMRU-2, in combination with the TMRU-1 and TMRU-3, can also be used for the mode identification purpose.

15.3.3 Reload Counter Timer TMRU-3

The reload counter timer TMRU-3 consists of an 8-bit down-counter and a reloading register. Its clock source can be selected from between the underflowing signal of the counter and the edges of the DVCTL signals. (When the DVCTL signal is selected as the clock source, reloading will be effected by the underflowing signals and when the dividing clock is selected as the clock source, reloading will be effected by the DVCTL signals.) The reloading signal works to reload the reloading register value into the counter. Also, when a value is written into to the reloading register, the same value will be written into the counter, simultaneously.

The initial values of the counter and the reloading register are H'FF.

The underflowing signals can be used as the capturing signal for the TMRU-2.

The TMRU-3 can also be used as a dividing circuit for the DVCTL. Also, in combination with the TMRU-1 and TMRU-2 (capturing function), the TMRU-3 can be used for the mode identification purpose. Since the divided signals of the DVCTL are being used as the clock source, CTL signals (DVCTL) conforming to the double speed can be input when making

searches. These DVCTL signals can also be used for phase controls of the capstan motor. Also, by selecting the dividing clock as the clock source, it is possible to make a delay with the edges of the DVCTL to provide the slow tracking mono-multi function.

15.3.4 Mode Identification

When making mode identification (2/4/6 identification) of the SP/LP/EP modes of reproducing tapes, the TMRU-1 (CFG dividing circuit), TMRU-2 (capturing function/without reloading function) and TMRU-3 (DVCTL dividing circuit) of timer R should be used.

Timer R will become to the aforementioned status after a reset.

Under the aforementioned status, the divided CFG should be written into the reloading register of the TMRU-1 and divided DVCTL should be written into the reloading register of the TMRU-3.

When the TMRU-3 underflows, the counter value of the TMRU-2 is captured. Such capturing register value represents the number of the CFG within the DVCTL cycle.

As aforementioned, the Timer R can work to count the number of the CFG corresponding to n times of DVCTL's or to identify the mode being searched.

For register settings, see section 15.5.1, Mode Identification.

15.3.5 Reeling Controls

CFG counts can be captured by making 16-bit capturing operation combining the TMRU-1 and TMRU-2. Choosing the IRQ3 as the capture signal and counting the CFG within the duration of the reel pulse being input through the $\overline{\text{IRQ3}}$ pin affect reeling controls. For register settings, see section 15.5.2, Reeling Controls.

15.3.6 Acceleration and Braking Processes of the Capstan Motor

When making intermittent movements such as those for slow reproductions or for still reproductions, it is necessary to conduct quick accelerations and abrupt stoppings of the capstan motor. The acceleration and braking processes functions to check if the revolution of a capstan motor has reached the prescribed rate when accelerated or braked. For this purpose, the TMRU-2 (reloading function) should be used.

When making accelerations:

- Set the AC/BR bit of the TMRM1 to acceleration (set to 1). Also, use the rising edge of the CFG as the reloading signal.
- Set the prescribed time on the CFG frequency to determine if the acceleration has been finished, into the reloading register.
- The TMRU-2 will work to down-count the reloading data.
- In case the acceleration has not been finished (in case the CFG signal is not input even when the prescribed time has elapsed = underflowing of down-counting has occurred), such

underflowing works to set to CFG mask F/F (masking movement) and the reload timer will be cleared by the CFG.

- When the acceleration has been finished (when the CFG signal is input before the prescribed time has elapsed = reloading movement has been made before the down counter underflows), an interrupt request will be issued because of the CFG.

When making braking:

- Set the AC/BR bit of the TMRM1 to braking (clear to 0). Also, use the rising edge of the CFG as the reloading signal.
- Set the prescribed time on the CFG frequency to determine if the braking has been finished, into the reloading register.
- The TMRU-2 will work to down-count the reloading data.
- If the braking has not finished (when the CFG signal is input before the prescribed time has elapsed and reloading movement has been made before the down counter underflows), the reload timer movement will continue.
- When the acceleration has finished (when the CFG signal is not input even when the prescribed time has elapsed and underflowing of down-counting has occurred), interrupt request will be issued because of the underflowing signal.

The acceleration and braking processes should be employed when making special reproductions, in combination with the slow tracking mono-multi function outlined in section 15.3.7.

For register settings, see section 15.5.4, Acceleration and Braking Processes of the Capstan Motor.

15.3.7 Slow Tracking Mono-Multi Function

When performing slow reproductions or still reproductions, the braking timing for the capstan motor is determined by use of the edge of the DVCTL signal. The slow tracking mono-multi function works to measure the time from the rising edge of the DVCTL signal down to the desired point to issue the interrupt request. In actual programming, this interrupt should be used to activate the brake of the capstan motor. The TMRU-3 should be used to perform time measurements for the slow tracking mono-multi function. Also, the braking process can be made using the TMRU-2. Figure 15.2 shows the time series movements when a slow reproduction is being performed.

For register settings, see section 15.5.3, Slow Tracking Mono-Multi Function.




Figure 15.2 Time Series Movements when a Slow Reproduction Is Being Performed

15.4 Interrupt Cause

In timer R, bits TMRI1 to TMRI3 of the timer R control/status register cause interrupts. The following are descriptions of the interrupts.

1. Interrupts caused by the underflowing of the TMRU-1 (TMRI1)
These interrupts will constitute the timing for reloading with the TMRU-1.
2. Interrupts caused by the underflowing of the TMRU-2 or by an end of the acceleration or braking process (TMRI2)

When interrupts occur at the reload timing of the TMRU-2, clear the AC/BR (acceleration/braking) bit of the timer R mode register 1 (TMRM1) to 0.

3. Interrupts caused by the capture signals of the TMRU-2 and by ending the slow tracking mono-multi process (TMRI3)

Since these two interrupt causes are constituting the OR, it becomes necessary to determine which interrupt cause is occurring using the software.

Respective interrupt causes are being set to the CAPF flag or the SLW flag of the timer R mode register 2 (TMRM2), have the software determine which.

Since the CAPF flag and the SLW flag will not be cleared automatically, program the software to clear them. (Writing 0 only is valid for these flags.) Unless these flags are cleared, detection of the next cause becomes unworkable. Also, if the CP/SLM bit is changed leaving these flags uncleared as they are, these flags will get cleared.

15.5 Settings for Respective Functions

15.5.1 Mode Identification

When making mode identification (2/4/6 identification) of the SP/LP/EP modes of reproducing tapes, the TMRU-1 (CFG dividing circuit), TMRU-2 (capturing function/without reloading function) and TMRU-3 (DVCTL dividing circuit) of the timer R should be used.

Timer R will be initialized to this mode identification status after a reset.

Under this status, the divided CFG should be written into the reloading register of the TMRU-1 and divided DVCTL should be written into the reloading register of the TMRU-3. When the TMRU-3 underflows, the counter value of the TMRU-2 is captured. Such capturing register value represents the number of the CFG within the DVCTL cycle.

Thus, timer R can work to count the number of the CFG corresponding to n times of DVCTL's or to identify the mode being searched.

Settings

- Setting the timer R mode register 1 (TMRM1)
 - CLR2 bit (bit 7) = 1: Works to clear after making the TMRU-2 capture.
 - RLD bit (bit 5) = 0: Sets the TMRU-3 without reloading function.
 - PS21 and PS20 (bits 3 and 2) = (0 and 0): The underflowing signals of the TMRU-1 are to be used as the clock source for the TMRU-2.
 - RLD/CAP bit (bit 1) = 0: The TMRU-1 has been set to make the reload timer operation.
- Setting the timer R mode register 2 (TMRM2)
 - LAT bit (bit 7) = 0: The underflowing signals of the TMRU-3 are to be used as the capture signal for the TMRU-2.
 - PS11 and PS10 (bits 6 and 5) = (0 and 0): The leading edge of the CFG signal is to be used as the clock source for the TMRU-1.
 - PS31 and PS30 (bits 4 and 3) = (0 and 0): The leading edge of the DVCTL signal is to be used as the clock source for the TMRU-3.
 - CP/SLM bit (bit 2) = 0: The capture signal is to work to issue the TMRI3 interrupt request.
- Setting the timer R load register 1 (TMRL1)
 - Set the dividing value for the CFG. The set value should become $(n - 1)$ when divided by n .
- Setting the timer R load register 3 (TMRL3)
 - Set the dividing value for the DVCTL. The set value should become $(n - 1)$ when divided by n .

15.5.2 Reeling Controls

CFG counts can be captured by making 16-bit capturing operation combining the TMRU-1 and TMRU-2. By choosing the IRQ3 as the capture signal, and by counting the CFG within the duration of the reel pulse being input through the IRQ3 pin, reeling controls, etc. can be effected.

Settings

- Setting P13/ $\overline{\text{IRQ3}}$ pin as the $\overline{\text{IRQ3}}$ pin
 - Set the PMR13 bit (bit 3) of the port mode register 1 (PMR1) to 1. See section 10.3.2, Port Mode Register (PMR1).
- Setting the timer R mode register 1 (TMRM1)
 - CLR2 bit (bit 7) = 1: Works to clear after making the TMRU-2 capture.
 - PS21 and PS20 (bits 3 and 2) = (0 and 0): The underflowing signals of the TMRU-1 are to be used as the clock source for the TMRU-2.
 - RLD/CAP bit (bit 1) = 1: The TMRU-1 has been set to make the capturing operation.
 - CPS bit (bit 0) = 1: The edge of the IRQ3 signal is to be used as the capture signal for the TMRU-1 and TMRU-2.
- Setting the timer R mode register 2 (TMRM2)
 - LAT bit (bit 7) = 1: The edge of the IRQ3 signal is to be used as the capture signal for the TMRU-1 and TMRU-2.
 - PS11 and PS10 (bits 6 and 5) = (0 and 0): The rising edge of the CFG signal is to be used as the clock source for the TMRU-1.
 - CP/SLM bit (bit 2) = 0: The capture signal is to work to issue the TMRI3 interrupt request.

15.5.3 Slow Tracking Mono-Multi Function

When performing slow reproductions or still reproductions, the braking timing for the capstan motor is determined by use of the edge of the DVCTL signal. The slow tracking mono-multi function works to measure the time from the leading edge of the DVCTL signal down to the desired point to issue the interrupt request. In actual programming, this interrupt should be used to activate the brake of the capstan motor. The TMRU-3 should be used to perform time measurements for the slow tracking mono-multi function. Also, the braking process can be made using the TMRU-2.

Settings

- Setting the timer R mode register 2 (TMRM2)
 - PS31 and PS30 (bits 4 and 3) = Other than (0, 0): The dividing clock is to be used as the clock source for the TMRU-3.
 - CP/SLM bit (bit 2) = 1: The slow tracking delay signal is to work to issue the TMRI3 interrupt request.
- Setting the timer R load register 3 (TMRL3)
 - Set the slow tracking delay value. When the delay count is n , the set value should be $(n - 1)$.
 - Regarding the delaying duration, see figure 15.2.

15.5.4 Acceleration and Braking Processes of the Capstan Motor

When making intermittent movements such as those for slow reproductions or for still reproductions, it is necessary to conduct quick accelerations and abrupt stoppings of the capstan motor. The acceleration and braking processes will function to check if the revolution of a capstan motor has reached the prescribed rate when accelerated or braked. For this purpose, the TMRU-2 (reloading function) should be used.

The acceleration and braking processes should be employed when making special reproductions, in combination with the slow tracking mono-multi function.

Settings for the acceleration process

- Setting the timer R mode register 1 (TMRM1)
 - AC/BR bit (bit 6) = 1: Acceleration process
 - RLD bit (bit 5) = 1: The TMRU-2 is to be used as the reload timer.
 - RLCK bit (bit 4) = 0: The TMRU-2 is to reload at the rising edge of the CFG.
 - PS21 and PS20 (bits 3 and 2) = Other than (0, 0): The dividing clock is to be used as the clock source for the TMRU-2.
- Setting the timer R load register 2 (TMRL2)
 - Set the count reading for the duration until the acceleration process finishes. When the count is n , the set value should be $(n - 1)$.
 - Regarding the duration until the acceleration process finishes, see figure 15.2.

Settings for the braking process

- Setting the timer R mode register 1 (TMRM1)
 - AC/BR bit (bit 6) = 0: Braking process
 - RLD bit (bit 5) = 1: The TMRU-2 is to be used as the reload timer.
 - RLCK bit (bit 4) = 0: The TMRU-2 is to reload at the rising edge of the CFG.

- PS21 and PS20 (bits 3 and 2) = Other than (0, 0): The dividing clock is to be used as the clock source for the TMRU-2.
- Setting the timer R load register 2 (TMRL2)
 - Set the count reading for the duration until the braking process finishes. When the count is n , the set value should be $(n - 1)$.
 - Regarding the duration until the braking process finishes, see figure 15.2.

16.1 Overview

Timer X1 is capable of outputting two different types of independent waveforms using a 16-bit free running counter (FRC) as the basic means and it is also applicable to measurements of the durations of input pulses and the cycles external clocks.

16.1.1 Features

Timer X1 has the following features:

- Four different types of counter inputting clocks.
Three different types of internal clocks ($\phi/4$, $\phi/16$ and $\phi/64$) and the DVCFG.
- Two independent output comparing functions
Capable of outputting two different types of independent waveforms.
- Four independent input capturing functions
The rising edge or falling edge can be selected for use. The buffer operation can also be designated.
- Counter clearing designation is workable.
The counter readings can be cleared by compare match A.
- Seven types of interrupt causes
Comparing match $\times 2$ causes, input capture $\times 4$ causes and overflow $\times 1$ cause are available for use and they can make respective interrupt requests independently.

16.1.2 Block Diagram

Figure 16.1 shows a block diagram of the Timer X1.




Figure 16.1 Block Diagram of Timer X1

16.1.3 Pin Configuration

Table 16.1 shows the pin configuration of timer X1.

Table 16.1 Pin Configuration

Name	Abbrev.	I/O	Function
Output comparing A output-pin	FTOA	Output	Output pin for the output comparing A
Output comparing B output-pin	FTOB	Output	Output pin for the output comparing B
Input capture A input-pin	FTIA	Input	Input-pin for the input capture A
Input capture B input-pin	FTIB	Input	Input-pin for the input capture B
Input capture C input-pin	FTIC	Input	Input-pin for the input capture C
Input capture D input-pin	FTID	Input	Input-pin for the input capture D

16.1.4 Register Configuration

Table 16.2 shows the register configuration of timer X1.

Table 16.2 Register Configuration

Name	Abbrev.	R/W	Initial Value	Address ³
Timer interrupt enabling register	TIER	R/W	H'00	H'D100
Timer control/status register X	TCSRX	R/ (W) ¹	H'00	H'D101
Free running counter H	FRCH	R/W	H'00	H'D102
Free running counter L	FRCL	R/W	H'00	H'D103
Output comparing register AH	OCRAH	R/W	H'FF	H'D104 ²
Output comparing register AL	OCRAL	R/W	H'FF	H'D105 ²
Output comparing register BH	OCRBH	R/W	H'FF	H'D104 ²
Output comparing register BL	OCRBL	R/W	H'FF	H'D105 ²
Timer control register X	TCRX	R/W	H'00	H'D106
Timer output comparing control register	TOCR	R/W	H'00	H'D107
Input capture register AH	ICRAH	R	H'00	H'D108
Input capture register AL	ICRAL	R	H'00	H'D109
Input capture register BH	ICRBH	R	H'00	H'D10A
Input capture register BL	ICRBL	R	H'00	H'D10B
Input capture register CH	ICRCH	R	H'00	H'D10C
Input capture register CL	ICRCL	R	H'00	H'D10D
Input capture register DH	ICRDH	R	H'00	H'D10E
Input capture register DL	ICRDL	R	H'00	H'D10F

Notes: 1. Only 0 can be written to clear the flag for Bits 7 to 1. Bit 0 is readable/writable.

2. The addresses of the OCRA and OCRB are the same. Changeover between them are to be made by use of the TOCR bit and OCRS bit.


3. Lower 16 bits of the address.

16.2 Register Descriptions

16.2.1 Free Running Counter (FRC)

Free running counter H (FRCH)

Free running counter L (FRCL)




The FRC is a 16-bit read/write up-counter which counts up by the inputting internal clock/external clock. The inputting clock is to be selected from the CKS1 and CKS0 of the TCRX. By the setting of the CCLRA bit of the TCSR_X, the FRC can be cleared by comparing match A. When the FRC overflows (H'FFFF → H'0000), the OVF of the TCSR_X will be set to 1. At this time, when the OVIE of the TIER is being set to 1, an interrupt request will be issued to the CPU. Reading/writing can be made from and to the FRC through the CPU at 8-bit or 16-bit. The FRC is initialized to H'0000 when reset or under the standby mode, watch mode, subsleep mode, module stop mode or subactive mode.

16.2.2 Output Comparing Registers A and B (OCRA and OCRB)

Output comparing register AH and BH (OCRAH and OCRBH)

Output comparing register AL and BL (OCRAL and OCRBL)



The OCR consists of twin 16-bit read/write registers (OCRA and OCRB). The contents of the OCR are always being compared with the FRC and, when the value of these two match, the OCFA and OCRB of the TCSR_X will be set to 1. At this time, if the OCIAE and OCIB of the TIER are being set to 1, an interrupt request will be issued to the CPU.

When performing compare matching, if the OEA and OEB of the TOCR are set to 1, the level value set to the OL_VLA and OL_VLB of the TOCR will be output through the FTOA and FTOB pins. After resetting, 0 will be output through the FTOA and FTOB pins until the first compare matching occurs.

Reading/writing can be made from and to the OCR through the CPU at 8-bit or 16-bit. The OCR is cleared to H'FFFF when reset or under the standby mode, watch mode, subsleep mode, module stop mode or subactive mode.

16.2.3 Input Capture Registers A Through D (ICRA Through ICRD)

Input capture register AH to DH (ICRAH to ICRDH)

Input capture register AL to DL (ICRAL to ICRDL)

ICRA, ICRB, ICRC, ICRD																
Bit :	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Initial value :	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W :	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R
ICRAH, ICRBH, ICRCH, ICRDH								ICRAL, ICRBL, ICRCL, ICRDL								

The ICR consists of four 16-bit read-only registers (ICRA through ICRD).

When the falling edge of the input capture input signal is detected, the value is transferred to the ICRA through ICRD. The ICFA through ICFD of the TCSR_X are set to 1 simultaneously. If the IDIAE through IDIDE of the TCR_X are all set to 1, an interrupt request will be issued to the CPU. The edge of the input signal can be selected by setting the IEDGA through IEDGD of the TCR_X. The ICRC and ICRD can also be used as the buffer register, of the ICRA and ICRB, respectively by setting the BUFEA and BUFEB of the TCR_X to perform buffer operations. Figure 16.2 shows the connections necessary when using the ICRC as the buffer register of the ICRA. (BUFEA = 1) When the ICRC is used as the buffer of the ICRA, by setting IEDGA ≠ IEDGC, both of the rising and falling edges can be designated for use. In case of IEDGA = IEDGC, either one of the rising edge or the falling edge only is usable. Regarding selection of the input signal edge, see table 16.3.

Note: Transference from the FRC to the ICR will be performed regardless of the value of the ICF.




Figure 16.2 Buffer Operation (Example)

Table 16.3 Input Signal Edge Selection when Making Buffer Operation

IEDGA	IEDGC	Selection of the Input Signal Edge
0	0	Captures at the falling edge of the input capture input A (Initial value)
	1	Captures at both rising and falling edges of the input capture input A
1	0	
	1	Captures at the rising edge of the input capture input A

Reading can be made from the ICR through the CPU at 8-bit or 16-bit.

For stable input capturing operation, maintain the pulse duration of the input capture input signals at 1.5 system clock (ϕ) or more in case of single edge capturing and at 2.5 system clock (ϕ) or more in case of both edge capturing.

The ICR is initialized to H'0000 when reset or under the standby mode, watch mode, subsleep mode, module stop mode or subactive mode.

16.2.4 Timer Interrupt Enabling Register (TIER)

Bit :	7	6	5	4	3	2	1	0
	ICIAE	ICIBE	ICICE	ICIDE	OCIAE	OCIBE	OVIE	ICSA
Initial value :	0	0	0	0	0	0	0	0
R/W :	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

The TIER is an 8-bit read/write register that controls permission/prohibition of interrupt requests. The TIER is initialized to H'00 when reset or under the standby mode, watch mode, subsleep mode, module stop mode or subactive mode.

Bit 7—Enabling the Input Capture Interrupt A (ICIAE): This bit works to permit/prohibit interrupt requests (ICIA) by the ICFA when the ICFA of the TCSRX is being set to 1.

Bit 7

ICIAE	Description
0	Prohibits interrupt requests (ICIA) by the ICFA (Initial value)
1	Permits interrupt requests (ICIA) by the ICFA

Bit 6—Enabling the Input Capture Interrupt B (ICIBE): This bit works to permit/prohibit interrupt requests (ICIB) by the ICFB when the ICFB of the TCSRX is being set to 1.

Bit 6

ICIBE	Description
0	Prohibits interrupt requests (ICIB) by the ICFB (Initial value)
1	Permits interrupt requests (ICIB) by the ICFB

Bit 5—Enabling the Input Capture Interrupt C (ICICE): This bit works to permit/prohibit interrupt requests (ICIC) by the ICFC when the ICFC of the TCSRX is being set to 1.

Bit 5

ICICE	Description
0	Prohibits interrupt requests (ICIC) by the ICFC (Initial value)
1	Permits interrupt requests (ICIC) by the ICFC

Bit 4—Enabling the Input Capture Interrupt D (ICIDE): This bit works to permit/prohibit interrupt requests (ICID) by the ICFD when the ICFD of the TCSR_X is being set to 1.

Bit 4

ICIDE	Description
0	Prohibits interrupt requests (ICID) by the ICFD (Initial value)
1	Permits interrupt requests (ICID) by the ICFD

Bit 3—Enabling the Output Comparing Interrupt A (OCIAE): This bit works to permit/prohibit interrupt requests (OCIA) by the OCFA when the OCFA of the TCSR_X is being set to 1.

Bit 3

OCIAE	Description
0	Prohibits interrupt requests (OCIA) by the OCFA (Initial value)
1	Permits interrupt requests (OCIA) by the OCFA

Bit 2—Enabling the Output Comparing Interrupt B (OCIBE): This bit works to permit/prohibit interrupt requests (OCIB) by the OCFB when the OCFB of the TCSR_X is being set to 1.

Bit 2

OCIBE	Description
0	Prohibits interrupt requests (OCIB) by the OCFB (Initial value)
1	Permits interrupt requests (OCIB) by the OCFB

Bit 1—Enabling the Timer Overflow Interrupt (OVIE): This bit works to permit/prohibit interrupt requests (FOVI) by the OVF when the OVF of the TCSR_X is being set to 1.

Bit 1

OVIE	Description
0	Prohibits interrupt requests (FOVI) by the OVF (Initial value)
1	Permits interrupt requests (FOVI) by the OVF

Bit 0—Selecting the Input Capture A Signals (ICSA): This bit works to select the input capture A signals.

Bit 0

ICSA	Description
0	Selects the FTIA pin for inputting of the input capture A signals (Initial value)
1	Selects the HSW for inputting of the input capture A signals

16.2.5 Timer Control/Status Register X (TCSR_X)

Bit :	7	6	5	4	3	2	1	0
	ICFA	ICFB	ICFC	ICFD	OCFA	OCFB	OVF	CCLRA
Initial value :	0	0	0	0	0	0	0	0
R/W :	R/(W)*	R/(W)*	R/(W)*	R/(W)*	R/(W)*	R/(W)*	R/(W)*	R/W

Note: * Only 0 can be written to clear the flag for Bits 7 to 1.

The TCSR_X is an 8-bit register which works to select counter clearing timing and to control respective interrupt requesting signals. The TCSR_X is initialized to H'00 when reset or under the standby mode, watch mode, subsleep mode, module stop mode or subactive mode.

Meanwhile, as for the timing, see section 16.3, Operation.

The FTIA through FTID pins are for fixed inputs inside the LSI under the low power consumption mode excluding the sleep mode. Consequently, when such shifts as active mode → low power consumption mode → active mode are made, wrong edges may be detected depending on the pin status or on the type of the detecting edge.

To avoid such error, clear the interrupt requesting flag once immediately after shifting to the active mode from the low power consumption mode.

Bit 7—Input Capture Flag A (ICFA): This is a status flag indicating the fact that the value of the FRC has been transferred to the ICRA by the input capture signals.

When the BUFEA of the TCR_X is being set to 1, the ICFA indicates the status that the FRC value has been transferred to the ICRA by the input capture signals and that the ICRA value before being updated has been transferred to the ICRC.

This flag should be cleared by use of the software. Such setting should only be made by use of the hardware. It is not possible to make this setting using a software.

Bit 7

ICFA	Description
0	[Clearing conditions] (Initial value) When 0 is written into the ICFA after reading the ICFA under the setting of ICFA = 1
1	[Setting conditions] When the value of the FRC has been transferred to the ICRA by the input capture signals

Bit 6—Input Capture Flag B (ICFB): This status flag indicates the fact that the value of the FRC has been transferred to the ICRB by the input capture signals.

When the BUFEB of the TCRX is being set to 1, the ICFB indicates the status that the FRC value has been transferred to the ICRB by the input capture signals and that the ICRB value before being updated has been transferred to the ICRC.

This flag should be cleared by use of the software. Such setting should only be made by use of the hardware. It is not possible to make this setting using a software.

Bit 6

ICFB	Description
0	[Clearing conditions] (Initial value) When 0 is written into the ICFB after reading the ICFB under the setting of ICFB = 1
1	[Setting conditions] When the value of the FRC has been transferred to the ICRB by the input capture signals

Bit 5—Input Capture Flag C (ICFC): This status flag indicates the fact that the value of the FRC has been transferred to the ICRC by the input capture signals.

When an input capture signal occurs while the BUFEA of the TCRX is being set to 1, although the ICFC will be set out, data transference to the ICRC will not be performed.

Therefore, in buffer operation, the ICFC can be used as an external interrupt by setting the ICICE bit to 1.

This flag should be cleared by use of the software. Such setting should only be made by use of the hardware. It is not possible to make this setting using a software.

Bit 5

ICFC	Description
0	[Clearing conditions] (Initial value) When 0 is written into the ICFC after reading the ICFC under the setting of ICFC = 1
1	[Setting conditions] When the input capture signal has occurred

Bit 4—Input Capture Flag D (ICFD): This status flag indicates the fact that the value of the FRC has been transferred to the ICRD by the input capture signals.

When an input capture signal occurs while the BUFEB of the TCRX is being set to 1, although the ICFD will be set out, data transference to the ICRD will not be performed.

Therefore, in buffer operation, the ICFD can be used as an external interrupt by setting the ICIDE bit to 1.

This flag should be cleared by use of the software. Such setting should only be made by use of the hardware. It is not possible to make this setting using a software.

Bit 4

ICFD	Description
0	[Clearing conditions] (Initial value) When 0 is written into the ICFD after reading the ICFD under the setting of ICFD = 1
1	[Setting conditions] When the input capture signal has occurred

Bit 3—Output Comparing Flag A (OCFA): This status flag indicates the fact that the FRC and the OCRA have come to a comparing match.

This flag should be cleared by use of the software. Such setting should only be made by use of the hardware. It is not possible to make this setting using a software.

Bit 3

OCFA	Description
0	[Clearing conditions] (Initial value) When 0 is written into the OCFA after reading the OCFA under the setting of OCFA = 1
1	[Setting conditions] When the FRC and the OCRA have come to the comparing match

Bit 2—Output Comparing Flag B (OCFB): This status flag indicates the fact that the FRC and the OCRB have come to a comparing match.

This flag should be cleared by use of the software. Such setting should only be made by use of the hardware. It is not possible to make this setting using a software.

Bit 2

OCFB	Description
0	[Clearing conditions] (Initial value) When 0 is written into the OCFB after reading the OCFB under the setting of OCFB = 1
1	[Setting conditions] When the FRC and the OCRB have come to the comparing match

Bit 1—Time Over Flow (OVF): This is a status flag indicating the fact that the FRC overflowed. (H'FFFF → H'0000).

This flag should be cleared by use of the software. Such setting should only be made by use of the hardware. It is not possible to make this setting using a software.

Bit 1

OVF	Description
0	[Clearing conditions] (Initial value) When 0 is written into the OVF after reading the OVF under the setting of OVF = 1
1	[Setting conditions] When the FRC value has become H'FFFF → H'0000

Bit 0—Counter Clearing (CCLRA): This bit works to select if or not to clear the FRC by occurrence of comparing match A (matching signal of the FRC and OCRA).

Bit 0

CCLRA	Description
0	Prohibits clearing of the FRC by occurrence of comparing match A (Initial value)
1	Permits clearing of the FRC by occurrence of comparing match A

16.2.6 Timer Control Register X (TCRX)

Bit :	7	6	5	4	3	2	1	0
	IEDGA	IEDGB	IEDGC	IEDGD	BUFEA	BUFEB	CKS1	CKS0
Initial value :	0	0	0	0	0	0	0	0
R/W :	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

The TCRX is an 8-bit read/write register that selects the input capture signal edge, designates the buffer operation, and selects the inputting clock for the FRC.

The TCRX is initialized to H'00 when reset or under the standby mode, watch mode, subsleep mode, module stop mode or subactive mode.

Bit 7—Input Capture Signal Edge Selection A (IEDGA): This bit works to select the rising edge or falling edge of the input capture signal A (FTIA).

Bit 7

IEDGA	Description
0	Captures the falling edge of the input capture signal A (Initial value)
1	Captures the rising edge of the input capture signal A

Bit 6—Input Capture Signal Edge Selection B (IEDGB): This bit works to select the rising edge or falling edge of the input capture signal B (FTIB).

Bit 6

IEDGB	Description
0	Captures the falling edge of the input capture signal B (Initial value)
1	Captures the rising edge of the input capture signal B

Bit 5—Input Capture Signal Edge Selection C (IEDGC): This bit works to select the rising edge or falling edge of the input capture signal C (FTIC). However, when the DVCTL has been selected as the signal for the input capture signal edge selection C, this bit will not influence the operation.

Bit 5

IEDGC	Description
0	Captures the falling edge of the input capture signal C (Initial value)
1	Captures the rising edge of the input capture signal C

Bit 4—Input Capture Signal Edge Selection D (IEDGD): This bit works to select the rising edge or falling edge of the input capture signal D (FTID).

Bit 4

IEDGD	Description
0	Captures the falling edge of the input capture signal D (Initial value)
1	Captures the rising edge of the input capture signal D

Bit 3—Buffer Enabling A (BUFEA): This bit works to select whether or not to use the ICRC as the buffer register for the ICRA.

Bit 3

BUFEA	Description
0	Not using the ICRC as the buffer register for the ICRA (Initial value)
1	Using the ICRC as the buffer register for the ICRA

Bit 2—Buffer Enabling B (BUFEB): This bit works to select whether or not to use the ICRD as the buffer register for the ICRB.

Bit 2

BUFEB	Description
0	Not using the ICRD as the buffer register for the ICRB (Initial value)
1	Using the ICRD as the buffer register for the ICRB

Bits 1 and 0—Clock Select (CKS1, 0): These bits work to select the inputting clock to the FRC from among three types of internal clocks and the DVCFG. The DVCFG is the edge detecting pulse selected by the CFG dividing timer.

Bit 1 Bit 0		Description
CKS1	CKS0	
0	0	Internal clock: Counts at $\phi/4$ (Initial value)
0	1	Internal clock: Counts at $\phi/16$
1	0	Internal clock: Counts at $\phi/64$
1	1	DVCFG: The edge detecting pulse selected by the CFG dividing timer

16.2.7 Timer Output Comparing Control Register (TOCR)

Bit :	7	6	5	4	3	2	1	0
	ICSB	ICSC	ICSD	OSRS	OEA	OEB	OLVLA	OLVLB
Initial value :	0	0	0	0	0	0	0	0
R/W :	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

The TOCR is an 8-bit read/write register that select input capture signals and output comparing output level, permits output comparing outputs, and controls switching over of the access of the OCRA and OCRB. See section 16.2.4, Timer Interrupt Enabling Register (TIER) regarding the input capture inputs A.

The TOCR is initialized to H'00 when reset or under the standby mode, watch mode, subsleep mode, module stop mode or subactive mode.

Bit 7—Selecting the Input Capture B Signals (ICSB): This bit works to select the input capture B signals.

Bit 7

ICSB	Description
0	Selects the FTIB pin for inputting of the input capture B signals (Initial value)
1	Selects the VD as the input capture B signals

Bit 6—Selecting the Input Capture C Signals (ICSC): This bit works to select the input capture C signals. The DVCTL is the edge detecting pulse selected by the CTL dividing timer.

Bit 6

ICSC	Description
0	Selects the FTIC pin for inputting of the input capture C signals (Initial value)
1	Selects the DVCTL as the input capture C signals

Bit 5—Selecting the Input Capture D Signals (ICSD): This bit works to select the input capture D signals.

Bit 5

ICSD	Description
0	Selects the FTID pin for inputting of the input capture D signals (Initial value)
1	Selects the NHSW as the input capture D signals

Bit 4—Selecting the Output Comparing Register (OCRS): The addresses of the OCRA and OCRB are the same. The OCRS works to control which register to choose when reading/writing this address. The choice will not influence the operation of the OCRA and OCRB.

Bit 4

OCRS	Description
0	Selects the OCRA register (Initial value)
1	Selects the OCRB register

Bit 3—Enabling the Output A (OEA): This bit works to control the output comparing A signals.

Bit 3

OEA	Description
0	Prohibits the output comparing A signal outputs (Initial value)
1	Permits the output comparing A signal outputs

Bit 2—Enabling the Output B (OEB): This bit works to control the output comparing B signals.

Bit 2

OEB	Description
0	Prohibits the output comparing B signal outputs (Initial value)
1	Permits the output comparing B signal outputs

Bit 1—Output Level A (OLVLA): This bit works to select the output level to output through the FTOA pin by use of the comparing match A (matching signal between the FRC and OCRA).

Bit 1


OLVLA	Description
0	Low level (Initial value)
1	High level

Bit 0—Output Level B (OLVLB): This bit works to select the output level to output through the FTOB pin by use of the comparing match B (matching signal between the FRC and OCRB).

Bit 0

OLVLB	Description
0	Low level (Initial value)
1	High level

16.2.8 Module Stop Control Register (MSTPCR)



The MSTPCR consists of twin 8-bit read/write registers that control the module stop mode. When the MSTP10 bit is set to 1, the Timer X1 stops its operation at the ending point of the bus cycle to shift to the module stop mode. For more information, see section 4.5, Module Stop Mode.

When reset, the MSTPCR is initialized to H'FFFF.

Bit 2—Module Stop (MSTP10): This bit works to designate the module stop mode for timer X1.

MSTPCRH

Bit 2

MSTP10	Description
0	Cancels the module stop mode of the Timer X1
1	Sets the module stop mode of the Timer X1 (Initial value)

16.3 Operation

16.3.1 Operation of Timer X1

- Output Comparing Operation

Right after resetting, the FRC is initialized to H'0000 to start counting up. The inputting clock can be selected from among three different types of internal clocks or the external clock by setting the CKS1 and CKS0 of the TCRX.

The contents of the FRC are always being compared with the OCRA and OCRB and, when the value of these two match, the level set by the OLVLA and OLVLB of the TOCR is output through the FTOA pin and FTOB pin.

After resetting, 0 will be output through the FTOA and FTOB pins until the first compare matching occurs.

Also, when the CCLRA of the TCSRX is being set to 1, the FRC will be cleared to H'0000 when the comparing match A occurs.

- Input Capturing Operation

Right after resetting, the FRC is initialized to H'0000 to start counting up. The inputting clock can be selected from among three different types of internal clocks or the external clock by setting the CKS1 and CKS0 of the TCRX.

The inputs are transferred to the IEDGA through IEDGD of the TCRX through the FTIA through FTID pins and, at the same time, the ICFA through ICFD of the TCSRX are set to 1. At this time, if the ICIAE through ICIED of the TIER are being set to 1, due interrupt request will be issued to the CPU.

When the BUFEA and BUFEB of the TCRX are set to 1, the ICRC and ICRD work as the buffer register, respectively, of the ICRA and ICRB. When the edge selected by setting the IEDGA through IEDGD of the TCRX is input through the FTIA and FTIB pins, the value at the time of the FRC is transferred to the ICRA and ICRB and, at the same time, the values of the ICRA and ICRB before updating are transferred to the ICRC and ICRD. At this time, when the ICFA and ICFB are being set to 1 and if the ICIAE and ICIBE of the TIER are being set to 1, due interrupt request will be issued to the CPU.

16.3.2 Counting Timing of the FRC

The FRC is counted up by the inputting clock. By setting the CKS1 and CKS0 of the TCRX, the inputting clock can be selected from among three different types of clocks ($\phi/4$, $\phi/16$ and $\phi/64$) and the DVCFG.

- Internal Clock Operation

By setting the CKS1 and CKS0 bits of the TCRX, three types of internal clocks ($\phi/4$, $\phi/16$ and $\phi/64$), generated by dividing the system clock (ϕ) can be selected. Figure 16.3 shows the timing chart.




Figure 16.3 Count Timing for Internal Clock Operation

- DVCFG Clock Operation

By setting the CKS1 and CKS0 bits of the TCRX to 1, DVCFG clock input can be selected. The DVCFG clock makes counting by use of the edge detecting pulse being selected by the CFG dividing timer.

Figure 16.4 shows the timing chart.




Figure 16.4 Count Timing for CFG Clock Operation

16.3.3 Output Comparing Signal Outputting Timing

When a comparing match occurs, the output level having been set by the OLVL of the TOCR is output through the output comparing signal outputting pins (FTOA and FTOB). Figure 16.5 shows the timing chart for the output comparing signal outputting A.




Figure 16.5 Output Comparing Signal Outputting A Timing

16.3.4 FRC Clearing Timing

The FRC can be cleared when the comparing match A occurs. Figure 16.6 shows the timing chart.




Figure16.6 Clearing Timing by Occurrence of the Comparing Match A

16.3.5 Input Capture Signal Inputting Timing

- Input Capture Signal Inputting Timing

As for the input capture signal inputting, rising or falling edge is selected by settings of the IEDGA through IEDGD bits of the TCRX.

Figure 16.7 shows the timing chart when the rising edge is selected (IEDGA through IEDGD = 1).




Figure 16.7 Input Capture Signal Inputting Timing (under normal state)

- Input Capture Signal Inputting Timing when Making Buffer Operation

Buffer operation can be made using the ICRA or ICRD as the buffer of the ICRA or ICRB.

Figure 16.8 shows the input capture signal inputting timing chart in case both of the rising and falling edges are designated (IEDGA = 1 and IEDGC = 0, or IEDGA = 0 and IEDGC = 1), using the ICRC as the buffer register for the ICRA (BUFEA = 1).




Figure 16.8 Input Capture Signal Inputting Timing Chart Under the Buffer Mode (under normal state)

Even when the ICRC or ICRD is used as the buffer register, the input capture flag will be set up corresponding to the designated edge change of respective input capture signals.
For example, when using the ICRC as the buffer register for the ICRA, when an edge change having been designated by the IEDGC bit is detected with the input capture signals C and if the ICIEC bit is duly set, an interrupt request will be issued.
However, in this case, the FRC value will not be transferred to the ICRC.

16.3.6 Input Capture Flag (ICFA through ICFD) Setting Up Timing

The input capture signal works to set the ICFA through ICFD to 1 and, simultaneously, the FRC value is transferred to the corresponding ICRA through ICRD. Figure 16.9 shows the timing chart.




Figure 16.9 ICFA through ICFD Setting Up Timing

16.3.7 Output Comparing Flag (OCFA and OCFB) Setting Up Timing

The OCFA and OCFB are being set to 1 by the comparing match signal being output when the values of the OCRA, OCRB and FRC match. The comparing match signal is generated at the last state of the value match (the timing of the FRC's updating the matching count reading). After the values of the OCRA, OCRB and FRC match, up until the count up clock signal is generated, the comparing match signal will not be issued. Figure 16.10 shows the OCFA and OCFB setting timing chart.




Figure 16.10 OCF Setting Up Timing

16.3.8 Overflow Flag (OVF) Setting Up Timing

The OVF is set to 1 when the FRC overflows (H'FFFF $\rightarrow$ H'0000). Figure 16.11 shows the timing chart.




Figure 16.11 OVF Setting Up Timing

16.4 Operation Mode of Timer X1

Table 16.4 indicated below shows the operation mode of Timer X1.

Table 16.4 Operation Mode of Timer X1

Operation Mode	Reset	Active	Sleep	Watch	Subactive	Standby	Subsleep	Module Stop
FRC	Reset	Functions	Functions	Reset	Reset	Reset	Reset	Reset
OCRA, OCRB	Reset	Functions	Functions	Reset	Reset	Reset	Reset	Reset
ICRA to ICRD	Reset	Functions	Functions	Reset	Reset	Reset	Reset	Reset
TIER	Reset	Functions	Functions	Reset	Reset	Reset	Reset	Reset
TCRX	Reset	Functions	Functions	Reset	Reset	Reset	Reset	Reset
TOCR	Reset	Functions	Functions	Reset	Reset	Reset	Reset	Reset
TCSRX	Reset	Functions	Functions	Reset	Reset	Reset	Reset	Reset

16.5 Interrupt Causes

Total seven interrupt causes exist with Timer X1, namely, ICIA through ICID, OCIA, OCIB and FOVI. Table 16.5 lists the contents of interrupt causes. Interrupt requests can be permitted or prohibited by setting interrupt enabling bits of the TIER. Also, independent vector addresses are allocated to respective interrupt causes.

Table 16.5 Interrupt Causes of Timer X1

Abbreviations of the Interrupt Causes	Priority Degree	Contents
ICIA	Interrupt request by the ICFA	 High
ICIB	Interrupt request by the ICFB	
ICIC	Interrupt request by the ICFC	
ICID	Interrupt request by the ICFD	
OCIA	Interrupt request by the OCFA	
OCIB	Interrupt request by the OCFB	
FOVI	Interrupt request by the OVF	Low

16.6 Exemplary Uses of Timer X1

Figure 16.12 shows an example of outputting at optional phase difference of the pulses of the 50% duty. For this setting, follow the procedures listed below.

1. Set the CCLRA bit of the TCSR_X to 1.
2. Each time a comparing match occurs, the OL_{VIA} bit and the OL_{VLB} bit are reversed by use of the software.




Figure 16.12 Pulse Outputting Example

16.7 Precautions when Using Timer X1

Pay great attention to the fact that the following competitions and operations occur during operation of timer X1.

16.7.1 Competition between Writing and Clearing with the FRC

When a counter clearing signal is issued under the T2 state where the FRC is under the writing cycle, writing into the FRC will not be effected and the priority will be given to clearing of the FRC.

Figure 16.13 shows the timing chart.




Figure 16.13 Competition between Writing and Clearing with the FRC

16.7.2 Competition between Writing and Counting Up with the FRC

When a counting up cause occurs under the T2 state where the FRC is under the writing cycle, the counting up will not be effected and the priority will be given to count writing.

Figure 16.14 shows the timing chart.




Figure 16.14 Competition between Writing and Counting Up with the FRC

16.7.3 Competition between Writing and Comparing Match with the OCR

When a comparing match occurs under the T2 state where the OCRA and OCRB are under the writing cycle, the priority will be given to writing of the OCR and the comparing match signal will be prohibited.

Figure 16.15 shows the timing chart.




Figure 16.15 Competition between Writing and Comparing Match with the OCR



16.7.4 Changing Over the Internal Clocks and Counter Operations



Depending on the timing of changing over the internal clocks, the FRC may count up. Table 16.6 shows the relations between the timing of changing over the internal clocks (Re-writing of the CKS1 and CKS0) and the FRC operations.

When using an internal clock, the counting clock is being generated detecting the falling edge of the internal clock dividing the system clock (ϕ). For this reason, like Item No. 3 of table 16.6, count clock signals are issued deeming the timing before the changeover as the falling edge to have the FRC to count up.

Also, when changing over between an internal clock and the external clock, the FRC may count up.

Table 16.6 Changing Over the Internal Clocks and the FRC Operation

No.	Rewriting Timing for the CKS1 and CKS0	FRC Operation
1	Low → low level changeover	
2	Low → High level changeover	

No.	Rewriting Timing for the CKS1 and CKS0	FRC Operation
3	High → low level changeover	
4	High → high level changeover	

Note: * The count clock signals are issued determining the changeover timing as the falling edge to have the FRC to count up.

Section 17 Watchdog Timer (WDT)

17.1 Overview

This LSI has an on-chip watchdog timer with one channel (WDT) for monitoring system operation. The WDT outputs an overflow signal if a system crash prevents the CPU from writing to the timer counter, allowing it to overflow. At the same time, the WDT can also generate an internal reset signal or internal NMI interrupt signal.

When this watchdog function is not needed, the WDT can be used as an interval timer. In interval timer mode, an interval timer interrupt is generated each time the counter overflows.

17.1.1 Features

WDT features are listed below.

- Switchable between watchdog timer mode and interval timer mode
 - WOVI interrupt generation in interval timer mode
- Internal reset or internal interrupt generated when the timer counter overflows
 - Choice of internal reset or NMI interrupt generation in watchdog timer mode
- Choice of 8 counter input clocks
 - Maximum WDT interval: system clock period $\times 131072 \times 256$

17.1.2 Block Diagram

Figure 17.1 shows block diagram of WDT.




Figure 17.1 Block Diagram of WDT

17.1.3 Register Configuration

The WDT has two registers, as described in table 17.1. These registers control clock selection, WDT mode switching, the reset signal, etc.

Table 17.1 WDT Registers

Name	Abbrev.	R/W	Initial Value	Address ¹	
				Write ²	Read
Watchdog timer control/status register	WTCSR	R/ (W) ³	H'00	H'FFBC	H'FFBC
Watchdog timer counter	WTCNT	R/W	H'00	H'FFBC	H'FFBD
System control register	SYSCR	R/W	H'09	H'FFE8	H'FFE8

Notes: 1. Lower 16 bits of the address.

2. For details of write operations, see section 17.2.4, Notes on Register Access.

3. Only 0 can be written in bit 7, to clear the flag.

17.2 Register Descriptions

17.2.1 Watchdog Timer Counter (WTCNT)

Bit :	7	6	5	4	3	2	1	0
Initial value :	0	0	0	0	0	0	0	0
R/W :	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

TCNT is an 8-bit readable/writable* up-counter.

When the TME bit is set to 1 in WTCSR, WTCNT starts counting pulses generated from the internal clock source selected by bits CKS2 to CKS0 in WTCSR. When the count overflows (changes from H'FF to H'00), the OVF flag in WTCSR is set to 1.

WTCNT is initialized to H'00 by a reset, or when the TME bit is cleared to 0.

Note: * WTCNT is write-protected by a password to prevent accidental overwriting. For details see section 17.2.4, Notes on Register Access.

17.2.2 Watchdog Timer Control/Status Register (WTCSR)

Bit :	7	6	5	4	3	2	1	0
	OVF	WT/IT	TME	—	RST/NMI	CKS2	CKS1	CKS0
Initial value :	0	0	0	0	0	0	0	0
R/W :	R/(W)*	R/W	R/W	—	R/W	R/W	R/W	R/W

Note: * Only 0 can be written to clear the flag.

WTCSR is an 8-bit readable/writable* register. Its functions include selecting the clock source to be input to WTCNT, and the timer mode.

WTCSR is initialized to H'00 by a reset.

Note: * WTCSR is write-protected by a password to prevent accidental overwriting. For details see section 17.2.4, Notes on Register Access.

Bit 7—Overflow Flag (OVF): A status flag that indicates that WTCNT has overflowed from H'FF to H'00.

Bit 7

OVF	Description
0	[Clearing conditions] (Initial value) 1. Write 0 in the TME bit 2. Read WTCNT when OVF = 1, then write 0 in OVF
1	[Setting condition] When WTCNT overflows (changes from H'FF to H'00) When internal reset request generation is selected in watchdog timer mode, OVF is cleared automatically by the internal reset

Bit 6—Timer Mode Select (WT/ $\overline{\text{IT}}$): Selects whether the WDT is used as a watchdog timer or interval timer. If used as an interval timer, the WDT generates an interval timer interrupt request (WOVI) when TCNT overflows. If used as a watchdog timer, the WDT generates a reset or NMI interrupt when TCNT overflows.

Bit 6

WT/ $\overline{\text{IT}}$	Description
0	Interval timer mode: Sends the CPU an interval timer interrupt request (WOVI) when WTCNT overflows (Initial value)
1	Watchdog timer mode: Sends the CPU a reset or NMI interrupt request when WTCNT overflows

Bit 5—Timer Enable (TME): Selects whether WTCNT runs or is halted.

Bit 5

TME	Description
0	WTCNT is initialized to H'00 and halted (Initial value)
1	WTCNT counts

Bit 4—Reserved: This bit should not be set to 1.

Bit 3—Reset or NMI (RST/ $\overline{\text{NMI}}$): Specifies whether an internal reset or NMI interrupt is requested on WTCNT overflow in watchdog timer mode.

Bit 3

RST/ $\overline{\text{NMI}}$	Description
0	An NMI interrupt request is generated (Initial value)
1	An internal reset request is generated

Bits 2 to 0—Clock Select 2 to 0 (CKS2 to CKS0): These bits select an internal clock source, obtained by dividing the system clock (ϕ) for input to WTCNT.

WDT Input Clock Selection

Bit 2	Bit 1	Bit 0	Description	
CSK2	CSK1	CSK0	Clock	Overflow Period* (when ϕ = 10 MHz)
0	0	0	$\phi/2$ (Initial value)	51.2 μ s
		1	$\phi/64$	1.6 ms
	1	0	$\phi/128$	3.3 ms
		1	$\phi/512$	13.1 ms
1	0	0	$\phi/2048$	52.4 ms
		1	$\phi/8192$	209.7 ms
	1	0	$\phi/32768$	838.9 ms
		1	$\phi/131072$	3.36 s

Note: * The overflow period is the time from when WTCNT starts counting up from H'00 until overflow occurs.

17.2.3 System Control Register (SYSCR)

Bit :	7	6	5	4	3	2	1	0
	—	—	INTM1	INTM0	XRST	—	—	—
Initial value :	0	0	0	0	1	0	0	1
R/W :	—	—	R	R/W	R	—	—	—

Only bit 3 is described here. For details on functions not related to the watchdog timer, see sections 3.2.2 and 6.2.1, System Control Register (SYSCR), and the descriptions of the relevant modules.

Bit 3—External Reset (XRST): Indicates the reset source. When the watchdog timer is used, a reset can be generated by watchdog timer overflow in addition to external reset input. XRST is a read-only bit. It is set to 1 by an external reset, and cleared to 0 by watchdog timer overflow.

Bit 3

XRST	Description
0	Reset is generated by watchdog timer overflow
1	Reset is generated by external reset input (Initial value)

17.2.4 Notes on Register Access

The watchdog timer's WTCNT and WTCSR registers differ from other registers in being more difficult to write to. The procedures for writing to and reading these registers are given below.

- Writing to WTCNT and WTCSR

These registers must be written to by a word transfer instruction. They cannot be written to with byte transfer instructions.

Figure 17.2 shows the format of data written to WTCNT and WTCSR. WTCNT and WTCSR both have the same write address. For a write to WTCNT, the upper byte of the written word must contain H'5A and the lower byte must contain the write data. For a write to WTCSR, the upper byte of the written word must contain H'A5 and the lower byte must contain the write data. This transfers the write data from the lower byte to WTCNT or WTCSR.




Figure 17.2 Format of Data Written to WTCNT and WTCSR

- Reading WTCNT and WTCSR

These registers are read in the same way as other registers. The read addresses are H'FFBC for WTCSR, and H'FFBD for WTCNT.

17.3 Operation

17.3.1 Watchdog Timer Operation

To use the WDT as a watchdog timer, set the $WT/\overline{IT}$ and TME bits in WTCSR to 1. Software must prevent WTCNT overflows by rewriting the WTCNT value (normally by writing H'00) before overflow occurs. This ensures that WTCNT does not overflow while the system is operating normally. If WTCNT overflows without being rewritten because of a system crash or other error, the chip is reset, or an NMI interrupt is generated, for 518 system clock periods (518 ϕ). This is illustrated in figure 17.3.

An internal reset request from the watchdog timer and reset input from the $\overline{RES}$ pin are handled via the same vector. The reset source can be identified from the value of the XRST bit in SYSCR. If a reset caused by an input signal from the $\overline{RES}$ pin and a reset caused by WDT overflow occur simultaneously, the $\overline{RES}$ pin reset has priority, and the XRST bit in SYSCR is set to 1.




Figure 17.3 Operation in Watchdog Timer Mode (when Reset)

17.3.2 Interval Timer Operation

To use the WDT as an interval timer, clear the $WT/\overline{IT}$ bit in WTCSR to 0 and set the TME bit to 1. An interval timer interrupt (WOVI) is generated each time WTCNT overflows, provided that the WDT is operating as an interval timer, as shown in figure 17.4. This function can be used to generate interrupt requests at regular intervals.




Figure 17.4 Operation in Interval Timer Mode

17.3.3 Timing of Setting of Overflow Flag (OVF)

The OVF bit in WTCSR is set to 1 if WTCNT overflows during interval timer operation. At the same time, an interval timer interrupt (WOVI) is requested. This timing is shown in figure 17.5. If NMI request generation is selected in watchdog timer mode, when WTCNT overflows the OVF bit in WTCSR is set to 1 and at the same time an NMI interrupt is requested.




Figure 17.5 Timing of OVF Setting

17.4 Interrupts

During interval timer mode operation, an overflow generates an interval timer interrupt (WOVI). The interval timer interrupt is requested whenever the OVF flag is set to 1 in WTCSR. OVF must be cleared to 0 in the interrupt handling routine. When NMI interrupt request generation is selected in watchdog timer mode, an overflow generates an NMI interrupt request.

17.5 Usage Notes

17.5.1 Contention between Watchdog Timer Counter (WTCNT) Write and Increment

If a timer counter clock pulse is generated during the T2 state of a WTCNT write cycle, the write takes priority and the timer counter is not incremented. Figure 17.6 shows this operation.




Figure 17.6 Contention between WTCNT Write and Increment

17.5.2 Changing Value of CKS2 to CKS0

If bits CKS2 to CKS0 in WTC SR are written to while the WDT is operating, errors could occur in the incrementation. Software must stop the watchdog timer (by clearing the TME bit to 0) before changing the value of bits CKS2 to CKS0.

17.5.3 Switching between Watchdog Timer Mode and Interval Timer Mode

If the mode is switched from watchdog timer to interval timer, or vice versa, while the WDT is operating, correct operation cannot be guaranteed. Software must stop the watchdog timer (by clearing the TME bit to 0) before switching the mode.

Section 18 8-Bit PWM

18.1 Overview

The 8-bit PWM incorporates 4 channels of the duty control method. Its outputs can be used to control a reel motor or loading motor.

18.1.1 Features

- Conversion period: 256-state
- Duty control method

18.1.2 Block Diagram

Figure 18.1 shows a block diagram of the 8-bit PWM (1 channel).




Figure 18.1 Block Diagram of 8-Bit PWM (1 channel)

18.1.3 Pin Configuration

Table 18.1 shows the 8-bit PWM pin configuration.

Table 18.1 Pin Configuration

Name	Abbrev.	I/O	Function
8-bit PWM square-wave output pin 0	PWM0	Output	8-bit PWM square-wave output 0
8-bit PWM square-wave output pin 1	PWM1	Output	8-bit PWM square-wave output 1
8-bit PWM square-wave output pin 2	PWM2	Output	8-bit PWM square-wave output 2
8-bit PWM square-wave output pin 3	PWM3	Output	8-bit PWM square-wave output 3

18.1.4 Register Configuration

Table 18.2 shows the 8-bit PWM register configuration.

Table 18.2 8-Bit PWM Registers

Name	Abbrev.	R/W	Size	Initial Value	Address*
8-bit PWM data register 0	PWR0	W	Byte	H'00	H'D126
8-bit PWM data register 1	PWR1	W	Byte	H'00	H'D127
8-bit PWM data register 2	PWR2	W	Byte	H'00	H'D128
8-bit PWM data register 3	PWR3	W	Byte	H'00	H'D129
8-bit PWM control register	PW8CR	R/W	Byte	H'F0	H'D12A
Port mode register 3	PMR3	R/W	Byte	H'00	H'FFD0

Note: * Lower 16 bits of the address.

18.2 Register Descriptions

18.2.1 8-bit PWM Data Registers 0, 1, 2 and 3 (PWR0, PWR1, PWR2, PWR3)

PWR0

Bit :	7	6	5	4	3	2	1	0
	PW07	PW06	PW05	PW04	PW03	PW02	PW01	PW00
Initial value :	0	0	0	0	0	0	0	0
R/W :	W	W	W	W	W	W	W	W

PWR1

Bit :	7	6	5	4	3	2	1	0
	PW17	PW16	PW15	PW14	PW13	PW12	PW11	PW10
Initial value :	0	0	0	0	0	0	0	0
R/W :	W	W	W	W	W	W	W	W

PWR2

Bit :	7	6	5	4	3	2	1	0
	PW27	PW26	PW25	PW24	PW23	PW22	PW21	PW20
Initial value :	0	0	0	0	0	0	0	0
R/W :	W	W	W	W	W	W	W	W

PWR3

Bit :	7	6	5	4	3	2	1	0
	PW37	PW36	PW35	PW34	PW33	PW32	PW31	PW30
Initial value :	0	0	0	0	0	0	0	0
R/W :	W	W	W	W	W	W	W	W

8-bit PWM data registers 0, 1, 2 and 3 (PWR0, PWR1, PWR2, PWR3) control the duty cycle at 8-bit PWM pins. The data written in PWR0, PWR1, PWR2 and PWR3 correspond to the high-level width of one PWM output waveform cycle (256 states).

When data is set in PWR0, PWR1, PWR2 and PWR3, the contents of the data are latched in the PWM waveform generators, updating the PWM waveform generation data.

PWR0, PWR1, PWR2 and PWR3 are 8-bit write-only registers. When read, all bits are always read as 1.

PWR0, PWR1, PWR2 and PWR3 are initialized to H'00 by a reset.

18.2.2 8-bit PWM Control Register (PW8CR)

Bit :	7	6	5	4	3	2	1	0
	—	—	—	—	PWC3	PWC2	PWC1	PWC0
Initial value :	1	1	1	1	0	0	0	0
R/W :	—	—	—	—	R/W	R/W	R/W	R/W

The 8-bit PWM control register (PW8CR) is an 8-bit readable/writable register that controls PWM functions. PW8CR is initialized to H'00 by a reset.

Bits 7 to 4—Reserved: These bits cannot be modified and are always read as 1.

Bits 3 to 0—Output Polarity Select (PWC3 to PWC0): These bits select the output polarity of PWMn pin between positive or negative (reverse).

Bit n	
PWCn	Description
0	PWMn pin output has positive polarity (Initial value)
1	PWMn pin output has negative polarity

(n = 3 to 0)

18.2.3 Port Mode Register 3 (PMR3)

Bit :	7	6	5	4	3	2	1	0
	PMR37	PMR36	PMR35	PMR34	PMR33	PMR32	PMR31	PMR30
Initial value :	0	0	0	0	0	0	0	0
R/W :	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

The port mode register 3 (PMR3) controls function switching of each pin in the port 3. Switching is specified for each bit.

The PMR3 is a 8-bit readable/writable register and is initialized to H'00 by a reset.

For bits other than 5 to 2, see section 10.5, Port 3.


Bits 5 to 2—P35/PWM3 to P32/PWM0 Pin Switching (PMR35 to PMR32): These bits set whether the P3n/PWMn pin is used as I/O pin or it is used as 8-bit PWM output PWMm pin.

Bit n

PMR3n	Description
0	P3n/PMWm pin functions as P3n I/O pin (Initial value)
1	P3n/PMWm pin functions as PWMm output pin

(n = 5 to 2, m = 3 to 0)

18.2.4 Module Stop Control Register (MSTPCR)



The MSTPCR consists of two 8-bit readable/writable registers that control module stop mode. When MSTP4 bit is set to 1, the 8-bit PWM stops its operation upon completion of the bus cycle and transits to the module stop mode. For details, see section 4.5, Module Stop Mode. The MSTPCR is initialized to H'FFFF by a reset.

Bit 4—Module Stop (MSTP4): This bit sets the module stop mode of the 8-bit PWM.

MSTPCRL

Bit 4

MSTP4	Description
0	8-bit PWM module stop mode is released
1	8-bit PWM module stop mode is set (Initial value)

18.3 8-Bit PWM Operation

The 8-bit PWM outputs PWM pulses having a cycle length of 256 states and a pulse width determined by the data registers (PWR).

The output PWM pulse can be converted to a DC voltage through integration in a low-pass filter. Figure 18.2 shows the output waveform example of 8-bit PWM. The pulse width (Twidth) can be obtained by the following expression:

$$\text{Twidth} = (1/\phi) \times (\text{PWR setting value})$$




Figure 18.2 8-bit PWM Output Waveform (Example)

19.1 Overview

The 12-bit PWM incorporates 2 channels of the pulse pitch control method and functions as the drum and capstan motor controller.

19.1.1 Features

Two on-chip 12-bit PWM signal generators are provided to control motors. These PWMs use the pulse-pitch control method (periodically overriding part of the output). This reduces low-frequency components in the pulse output, enabling a quick response without increasing the clock frequency. The pitch of the PWM signal is modified in response to error data (representing lead or lag in relation to a preset speed and phase).

19.1.2 Block Diagram

Figure 19.1 shows a block diagram of the 12-bit PWM (1 channel). The PWM signal is generated by combining quantizing pulses from a 12-bit pulse generator with quantizing pulses derived from the contents of a data register. Low-frequency components are reduced because the two quantizing pulses have different frequencies. The error data is represented by an unsigned 12-bit binary number.




Figure 19.1 Block Diagram of 12-Bit PWM (1 channel)

19.1.3 Pin Configuration

Table 19.1 shows the 12-bit PWM pin configuration.

Table 19.1 Pin Configuration

Name	Abbrev.	I/O	Function
Capstan mix	CAPPWM	Output	12-bit PWM square-wave output
Drum mix	DRMPWM		

19.1.4 Register Configuration

Table 19.2 shows the 12-bit PWM register configuration.

Table 19.2 12-Bit PWM Registers

Name	Abbrev.	R/W	Size	Initial Value	Address*
12-bit PWM control register	CPWCR	W	Byte	H'42	H'D07B
	DPWCR	W	Byte	H'42	H'D07A
12-bit PWM data register	CPWDR	R/W	Word	H'F000	H'D07C
	DPWDR	R/W	Word	H'F000	H'D078

Note: * Lower 16 bits of the address.

19.2 Register Descriptions

19.2.1 12-Bit PWM Control Registers (CPWCR, DPWCR)

CPWCR

Bit :	7	6	5	4	3	2	1	0
	CPOL	CDC	CHiZ	CH/L	CSF/DF	CCK2	CCK1	CCK0
Initial value :	0	1	0	0	0	0	1	0
R/W :	W	W	W	W	W	W	W	W

DPWCR

Bit :	7	6	5	4	3	2	1	0
	DPOL	DDC	DHiZ	DH/L	DSF/DF	DCK2	DCK1	DCK0
Initial value :	0	1	0	0	0	0	1	0
R/W :	W	W	W	W	W	W	W	W

CPWCR is the PWM output control register for the capstan motor. DPWCR is the PWM output control register for the drum motor. Both are 8-bit writable registers. CPWCR and DPWCR are initialized to H'42 by a reset, or when in standby or module-stop mode.

Bit 7—Polarity Invert (POL): This bit can invert the polarity of the modulated PWM signal for noise suppression and other purposes. This bit is invalid when fixed output is selected (when bit DC is set to 1).

Bit 7

POL	Description
0	Output with positive polarity (Initial value)
1	Output with inverted polarity

Bit 6—Output Select (DC): Selects either PWM modulated output, or fixed output controlled by the pin output bits (bits 5 and 4).

Bits 5 and 4—PWM Pin Output (HiZ, H/L): When bit DC is set to 1, the 12-bit PWM output pins (CAPPWM, DRMPWM) output a value determined by the HiZ and H/L bits. The output is not affected by bit POL.

In power-down modes, the 12-bit PWM circuit and pin statuses are retained. Before making a transition to a power-down mode, first set bits 6 (DC), 5 (HiZ), and 4 (H/L) of the 12-bit PWM control registers (CPWCR and DPWCR) to select a fixed output level. Choose one of the following settings:

Bit 6	Bit 5	Bit 4		
DC	HiZ	H/L	Output state	
1	0	0	Low output	(Initial value)
		1	High output	
	1	*	High-impedance	
0	*	*	Modulation signal output	

Note: * Don't care

Bit 3—Output Data Select (SF/DF): Selects whether the data to be converted to PWM output is taken from the data register or from the digital filter circuit.

Bit 3	
SF/DF	Description
0	Modulation by error data from the digital filter circuit (Initial value)
1	Modulation by error data written in the data register

Note: When PWMs output data from the digital filter circuit, the data consisting of the speed and phase filtering results are modulated by PWMs and output from the CAPPWM and DRMPWM pins. However, it is possible to output only drum phase filter results from CAPPWM pin and only capstan phase filter result from DRMPWM pin, by DFUCR settings of the digital filter circuit. See section 26.11, Digital Filters.

Bits 2 to 0—Carrier Frequency Select (CK2 to CK0): Selects the carrier frequency of the PWM modulated signal. Do not set them to 111.

Bit 2	Bit 1	Bit 0	Description
CK2	CK1	CK0	
0	0	0	$\phi 2$
		1	$\phi 4$
	1	0	$\phi 8$ (Initial value)
		1	$\phi 16$
1	0	0	$\phi 32$
		1	$\phi 64$
	1	0	$\phi 128$
		1	(Do not set)

19.2.2 12-Bit PWM Data Registers (DPWDR, CPWDR)

CPWDR

Bit :	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	—	—	—	—	CPWDR11	CPWDR10	CPWDR9	CPWDR8	CPWDR7	CPWDR6	CPWDR5	CPWDR4	CPWDR3	CPWDR2	CPWDR1	CPWDR0
Initial value :	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0
R/W :	—	—	—	—	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

DPWDR

Bit :	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	—	—	—	—	DPWDR11	DPWDR10	DPWDR9	DPWDR8	DPWDR7	DPWDR6	DPWDR5	DPWDR4	DPWDR3	DPWDR2	DPWDR1	DPWDR0
Initial value :	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0
R/W :	—	—	—	—	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

The 12-bit PWM data registers (DPWDR and CPWDR) are 12-bit readable/writable registers in which the data to be converted to PWM output is written.

The data in these registers is converted to PWM output only when bit SF/DF of the corresponding control register is set to 1. When the SF/DF bit is 0, the error data from the digital filter circuit is written in the data register, and then modulated by PWM. At this time, the error data from the digital filter circuit can be monitored by reading the data register.

These registers can be accessed by word only, and cannot be accessed by byte. Byte access gives unassured results.

Both registers are initialized to H'F000 by a reset.

19.3 Operation

19.3.1 Output Waveform

The PWM signal generator combines the error data with the output from an internal pulse generator to produce a pulse-width modulated signal.

When $V_{cc}/2$ is set as the reference value, the following conditions apply:

1. When the motor is running at the correct speed and phase, the PWM signal is output with a 50% duty cycle.
2. When the motor is running behind the correct speed or phase, it is corrected by periodically holding part of the PWM signal low. The part held low depends on the size of the error.
3. When the motor is running ahead of the correct speed or phase, it is corrected by periodically holding part of the PWM signal high. The part held high depends on the size of the error.

When the motor is running at the correct speed and phase, the error data is a 12-bit value representing $1/2$ (1000 0000 0000), and the PWM output has the same frequency as the selected division clock.

After the error data has been converted into a PWM signal, the PWM signal can be smoothed into a DC voltage by an external low-pass filter (LPF). The smoothed error data can be used to control the motor.

Figure 19.2 shows sample waveform outputs.

The 12-bit PWM pin outputs a low-level signal upon reset, in power-down mode or at module-stop.




Figure 19.2 Sample Waveform Output by 12-Bit PWM (4 Bits)

20.1 Overview

The 14-bit PWM is a pulse division type PWM that can be used for electronic tuner control, etc.

20.1.1 Features

Features of the 14-bit PWM are given below:

- Choice of two conversion periods
A conversion period of $32768/\phi$ with a minimum modulation width of $2/\phi$, or a conversion period of $16384/\phi$ with a minimum modulation width of $1/\phi$, can be selected.
- Pulse division method for less ripple

20.1.2 Block Diagram

Figure 20.1 shows a block diagram of the 14-bit PWM.




Figure 20.1 Block Diagram of 14-Bit PWM

20.1.3 Pin Configuration

Table 20.1 shows the 14-bit PWM pin configuration.

Table 20.1 Pin Configuration

Name	Abbrev.	I/O	Function
PWM 14-bit square-wave output pin	PWM14*	Output	14-bit PWM square-wave output

Note: * This pin also functions as P40 general I/O pin. When using this pin, set the pin function by the port mode register 4 (PMR4). For details, see section 10.6, Port 4.

20.1.4 Register Configuration

Table 20.2 shows the 14-bit PWM register configuration.

Table 20.2 14-Bit PWM Registers

Name	Abbrev.	R/W	Size	Initial Value	Address*
PWM control register	PWCR	R/W	Byte	H'FE	H'D122
PWM data register U	PWDRU	W	Byte	H'00	H'D121
PWM data register L	PWDRL	W	Byte	H'00	H'D120

Note: * Lower 16 bits of the address.

20.2 Register Descriptions

20.2.1 PWM Control Register (PWCR)

Bit :	7	6	5	4	3	2	1	0
	—	—	—	—	—	—	—	PWCR0
Initial value :	1	1	1	1	1	1	1	0
R/W :	—	—	—	—	—	—	—	R/W

The PWM control register (PWCR) is an 8-bit read/write register that controls the 14-bit PWM functions. PWCR is initialized to H'FE by a reset.

Bits 7 to 1—Reserved: These bits cannot be modified and are always read as 1.

Bit 0—Clock Select (PWCR0): Selects the clock supplied to the 14-bit PWM.

Bit 0

PWCR0	Description
0	The input clock is $\phi/2$ ($t\phi = 2/\phi$) (Initial value) The conversion period is $16384/\phi$, with a minimum modulation width of $1/\phi$
1	The input clock is $\phi/4$ ($t\phi = 4/\phi$) The conversion period is $32768/\phi$, with a minimum modulation width of $2/\phi$

Note: $t\phi$: Period of PWM clock input

20.2.2 PWM Data Registers U and L (PWDRU, PWDRL)

PWDRU

Bit :	7	6	5	4	3	2	1	0
	—	—	PWDRU5	PWDRU4	PWDRU3	PWDRU2	PWDRU1	PWDRU0
Initial value :	1	1	0	0	0	0	0	0
R/W :	—	—	W	W	W	W	W	W

PWDRL

Bit :	7	6	5	4	3	2	1	0
	PWDRL7	PWDRL6	PWDRL5	PWDRL4	PWDRL3	PWDRL2	PWDRL1	PWDRL0
Initial value :	0	0	0	0	0	0	0	0
R/W :	W	W	W	W	W	W	W	W

PWM data registers U and L (PWDRU and PWDRL) indicate high level width in one PWN waveform cycle.

PWDRU and PWDRL form a 14-bit write-only register, with the upper 6 bits assigned to PWDRU and the lower 8 bits to PWDRL. The value written in PWDRU and PWDRL gives the total high-level width of one PWM waveform cycle. Both PWDRU and PWDRL are accessible by byte access only. Word access gives unassured results.

When 14-bit data is written in PWDRU and PWDRL, the contents are latched in the PWM waveform generator and the PWM waveform generation data is updated. When writing the 14-bit data, follow these steps:


1. Write the lower 8 bits to PWDRL.
2. Write the upper 6 bits to PWDRU.

Write the data first to PWDRL and then to PWDRU.

PWDRU and PWDRL are write-only registers. When read, all bits always read 1.

PWDRU and PWDRL are initialized to H'C000 by a reset.

20.2.3 Module Stop Control Register (MSTPCR)



The module stop control register (MSTPCR) consists of two 8-bit readable/writable registers that control the module stop mode functions.

When the MSTP5 bit is set to 1, the 14-bit PWM operation stops at the end of the bus cycle and a transition is made to module stop mode. For details, see section 4.5, Module Stop Mode.

MSTPCR is initialized to H'FFFF by a reset.

Bit 5—Module Stop (MSTP5): Specifies the module stop mode of the 14-bit PWM.

MSTPCRL

Bit 5

MSTP5	Description
0	14-bit PWM module stop mode is released
1	14-bit PWM module stop mode is set (Initial value)

20.3 14-Bit PWM Operation

When using the 14-bit PWM, set the registers in this sequence:

1. Set bit PWM40 to 1 in port mode register 4 (PMR4) so that pin P40/PWM14 is designated for PWM output.
2. Set bit PWCR0 in the PWM control register (PWCR) to select a conversion period of either $32768/\phi$ (PWCR0 = 1) or $16384/\phi$ (PWCR0 = 0).
3. Set the output waveform data in PWM data registers U and L (PWDRU, PWDRL). Be sure to write byte data first to PWDRL and then to PWDRU. When the data is written in PWDRU, the contents of these registers are latched in the PWM waveform generator, and the PWM waveform generation data is updated in synchronization with internal signals.

One conversion period consists of 64 pulses, as shown in figure 20.2. The total high-level width during this period (T_H) corresponds to the data in PWDRU and PWDRL. This relation can be expressed as follows:

$$T_H = (\text{data value in PWDRU and PWDRL} + 64) \times t\phi/2$$

where $t\phi$ is the period of PWM clock input: $2/\phi$ (bit PWCR0 = 0) or $4/\phi$ (bit PWCR0 = 1).

If the data value in PWDRU and PWDRL is from H'3FC0 to H'3FFF, the PWM output stays high.

When the data value is H'0000, T_H is calculated as follows:

$$T_H = 64 \times t\phi/2 = 32 \cdot t\phi$$




Figure 20.2 Waveform Output by 14-Bit PWM

Section 21 Prescaler Unit

21.1 Overview

The prescaler unit (PSU) has a 18-bit free running counter (FRC) that uses ϕ as a clock source and a 5-bit counter that uses ϕW as a clock source.

21.1.1 Features

- Prescaler S (PSS)
Generates frequency division clocks that are input to peripheral functions.
- Prescaler W (PSW)
When a timer A is used as a clock time base, the PSW frequency-divides subclocks and generates input clocks.
- Stable oscillation wait time count
During the return from the low power consumption mode excluding the sleep mode, the FRC counts the stable oscillation wait time.
- 8-bit PWM
The lower 8 bits of the FRC is used as 8-bit PWM cycle and duty cycle generation counters. (Conversion cycle: 256 states)
- 8-bit input capture by $\overline{IC}$ pins
Catches the 8 bits of 2^{15} to 2^8 of the FRC according to the edge of the $\overline{IC}$ pin for remote control receiving.
- Frequency division clock output
Can output the frequency division clock for the system clock or the frequency division clock for the subclock from the frequency division clock output pin (TMOW).

21.1.2 Block Diagram

Figure 21.1 shows a block diagram of the prescaler unit.




Figure 21.1 Block Diagram of Prescaler Unit

21.1.3 Pin Configuration

Table 21.1 shows the pin configuration of the prescalar unit.

Table 21.1 Pin Configuration

Name	Abbrev.	I/O	Function
Input capture input	$\overline{\text{IC}}$	Input	Prescalar unit input capture input pin
Frequency division clock output	TMOW	Output	Prescalar unit frequency division clock output pin

21.1.4 Register Configuration

Table 21.2 shows the register configuration of the prescalar unit.

Table 21.2 Register Configuration

Name	Abbrev.	R/W	Size	Initial Value	Address*
Input capture register 1	ICR1	R	Byte	H'00	H'D12C
Prescalar unit control/status register	PCSR	R/W	Byte	H'08	H'D12D

Note: * Lower 16 bits of the address.

21.2 Registers

21.2.1 Input Capture Register 1 (ICR1)

Bit :	7	6	5	4	3	2	1	0
	ICR17	ICR16	ICR15	ICR14	ICR13	ICR12	ICR11	ICR10
Initial value :	0	0	0	0	0	0	0	0
R/W :	R	R	R	R	R	R	R	R

Input capture register 1 (ICR1) captures 8-bit data of 2^{15} to 2^8 of the FRC according to the edge of the $\overline{IC}$ pin.

ICR1 is an 8-bit read-only register. The write operation becomes invalid. The ICR1 values are undefined until the first capture is generated after the mode has been set to the standby mode, watch mode, subactive mode, and subsleeve mode. When reset, ICR1 is initialized to H'00.

21.2.2 Prescaler Unit Control/Status Register (PCSR)

Bit :	7	6	5	4	3	2	1	0
	ICIF	ICIE	ICEG	NCon/off	—	DCS2	DCS1	DCS0
Initial value :	0	0	0	0	1	0	0	0
R/W :	R/(W)*	R/W	R/W	R/W	—	R/W	R/W	R/W

Note: * Only 0 can be written to clear the flag.

The prescaler unit control/status register (PCSR) controls the input capture function and selects the frequency division clock that is output from the TMOW pin.

PCSR is an 8-bit read/write enable register. When reset, PCSR is initialized to H'08.

Bit 7—Input Capture Interrupt Flag (ICIF): Input capture interrupt request flag. This indicates that the input capture was performed according to the edge of the $\overline{IC}$ pin.

Bit 7

ICIF	Description
0	[Clear condition] When 0 is written after 1 has been read (Initial value)
1	[Set condition] When the input capture was performed according to the edge of the $\overline{IC}$ pin

Bit 6—Input Capture Interrupt Enable (ICIE): When ICIF was set to 1 by the input capture according to the edge of the $\overline{IC}$ pin, ICIE enables and disables the generation of an input capture interrupt.

Bit 6

ICIE	Description
0	Disables the generation of an input capture interrupt (Initial value)
1	Enables the generation of an input capture interrupt

Bit 5— $\overline{IC}$ Pin Edge Select (ICEG): ICEG selects the input edge sense of the $\overline{IC}$ pin.

Bit 5

ICEG	Description
0	Detects the falling edge of the $\overline{IC}$ pin input (Initial value)
1	Detects the rising edge of the $\overline{IC}$ pin input

Bit 4—Noise Cancel ON/OFF (NCon/off): NCon/off selects enable/disable of the noise cancel function of the $\overline{IC}$ pin. For the noise cancel function, see section 21.3, Noise Cancel Circuit.

Bit 4

NCon/off	Description
0	Disables the noise cancel function of the $\overline{IC}$ pin (Initial value)
1	Enables the noise cancel function of the $\overline{IC}$ pin

Bit 3—Reserved: This bit cannot be modified and is always read as 1.

Bits 2 to 0—Frequency Division Clock Output Select (DCS2 to DCS0): DCS2 to DCS0 select eight types of frequency division clocks that are output from the TMOW pin.

Bit 2	Bit 1	Bit 0	Description
DCS2	DCS1	DCS0	
0	0	0	Outputs PSS, $\phi/32$ (Initial value)
		1	Outputs PSS, $\phi/16$
	1	0	Outputs PSS, $\phi/8$
		1	Outputs PSS, $\phi/4$
1	0	0	Outputs PSW, $\phi W/32$
		1	Outputs PSW, $\phi W/16$
	1	0	Outputs PSW, $\phi W/8$
		1	Outputs PSW, $\phi W/4$

21.2.3 Port Mode Register 1 (PMR1)

Bit :	7	6	5	4	3	2	1	0
	PMR17	PMR16	PMR15	PMR14	PMR13	PMR12	PMR11	PMR10
Initial value :	0	0	0	0	0	0	0	0
R/W :	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

The port mode register 1 (PMR1) controls switching of each pin function of port 1. The switching is specified in a unit of bit.

PMR1 is an 8-bit read/write enable register. When reset, PMR1 is initialized to H'00. For details, refer to Port Mode Register 1 in section 10.3.2 Register Configuration.

Bit 7—P17/TMOW Pin Switching (PMR17): PMR17 sets whether the P17/TMOW pin is used as a P17 I/O pin or a TMOW pin for division clock output.

Bit 7

PMR17	Description
0	The P17/TMOW pin functions as a P17 I/O pin (Initial value)
1	The P17/TMOW pin functions as a TMOW output function

Bit 6—P16/ $\overline{IC}$ Pin Switching (PMR16): PMR16 sets whether the P16/ $\overline{IC}$ pin is used as a P16 I/O pin or an $\overline{IC}$ pin for the input capture input of the prescaler unit.

Bit 6

PMR16	Description
0	The P16/ $\overline{IC}$ pin functions as a P16 I/O pin (Initial value)
1	The P16/ $\overline{IC}$ pin functions as an $\overline{IC}$ input function

21.3 Noise Cancel Circuit

The $\overline{\text{IC}}$ pin has a built-in a noise cancel circuit. The circuit can be used for noise protection such as remote control receiving. The noise cancel circuit samples the input values of the $\overline{\text{IC}}$ pin twice at an interval of 256 states. If the input values are different, they are assumed to be noise. The $\overline{\text{IC}}$ pin can specify enable/disable of the noise cancel function according to the bit 4 (NCon/off) of the prescaler unit control/status register (PCSR).

21.4 Operation

21.4.1 Prescaler S (PSS)

The PSS is a 17-bit counter that uses the system clock ($\phi = f_{osc}$) as an input clock and generates the frequency division clocks ($\phi/131072$ to $\phi/2$) of the peripheral function. The low-order 17 bits of the 18-bit free running counter (FRC) correspond to the PSS. The FRC is incremented by one clock. The PSS output is shared by the timer and serial communication interface (SCI), and the frequency division ratio can independently be set by each built-in peripheral function. When reset, the FRC is initialized to H'00000, and starts increment after reset has been released. Because the system clock oscillator is stopped in standby mode, watch mode, subactive mode, and subsleep mode, the PSS operation is also stopped. In this case, the FCR is also initialized to H'00000.

The FRC cannot be read and written from the CPU.

21.4.2 Prescalar W (PSW)

PSW is a counter that uses the subclock as an input clock. The PSW also generates the input clock of the timer A. In this case, the timer A functions as a clock time base.

When reset, the PSW is initialized to H'00, and starts increment after reset has been released. Even if the mode has been shifted to the standby mode *, watch mode *, subactive mode *, and subsleep mode *, the PSW continues the operation as long as the clocks are supplied by the X1 and X2 pins.

The PSW can also be initialized to H'00 by setting the TMA3 and TMA2 bits of the timer mode register A (TMA) to 11.

Note: * When the timer A is in module stop mode, the operation is stopped.

Figure 21.2 shows the supply of the clocks to the peripheral function by the PSS and PSW.




Figure 21.2 Clock Supply

21.4.3 Stable Oscillation Wait Time Count

For the count of the stable oscillation stable wait time during the return from the low power consumption mode excluding the sleep mode, see section 4, Power-Down State.

21.4.4 8-bit PWM

This 8-bit PWM controls the duty control PWM signal in the conversion cycle 256 states. It counts the cycle and the duty cycle at 2^7 to 2^0 of the FRC. It can be used for controlling reel motors and loading motors. For details, see section 18, 8-Bit PWM.

21.4.5 8-bit Input Capture Using $\overline{IC}$ Pin

This function catches the 8-bit data of 2^{15} to 2^8 of the FRC according to the edge of the $\overline{IC}$ pin. It can be used for remote control receiving.

For the edge of the $\overline{IC}$ pin, the rising and falling edges can be selected.

The $\overline{IC}$ pin has a built-in noise cancel circuit. See section 21.3, Noise Cancel Circuit.

An interrupt request is generated due to the input capture using the $\overline{IC}$ pin.

Note: Rewriting the ICEG bit, NCon/off bit, or PMR16 bit is incorrectly recognized as edge detection according to the combinations between the state and detection edge of the $\overline{IC}$ pin and the ICIF bit may be set after up to 384 ϕ seconds.

21.4.6 Frequency Division Clock Output

The frequency division clock can be output from the TMOW pin. For the frequency division clock, eight types of clocks can be selected according to the DCS2 to DCS0 bits in PCSR.

The clock in which the system clock was frequency-divided is output in active mode and sleep mode and the clock in which the subclock was frequency-divided is output in active mode*, sleep mode*, and subactive mode.

Note: * When timer A is in module stop mode, no clock is output.

Section 22 Serial Communication Interface 1 (SCI1)

22.1 Overview

The serial communication interface (SCI) can handle both asynchronous and clocked synchronous serial communication. A function is also provided for serial communication between processors (multiprocessor communication function).

22.1.1 Features

SCI1 features are listed below.

- Choice of asynchronous or synchronous serial communication mode
 - Asynchronous mode
 - Serial data communication is executed using an asynchronous system in which synchronization is achieved character by character
Serial data communication can be carried out with standard asynchronous communication chips such as a Universal Asynchronous Receiver/Transmitter (UART) or Asynchronous Communication Interface Adapter (ACIA)
 - A multiprocessor communication function is provided that enables serial data communication with a number of processors
 - Choice of 12 serial data transfer formats
Data length: 7 or 8 bits
Stop bit length: 1 or 2 bits
Parity: Even, odd, or none
Multiprocessor bit: 1 or 0
 - Receive error detection: Parity, overrun, and framing errors
 - Break detection: Break can be detected by reading the SI1 pin level directly in case of a framing error
 - Clock synchronous mode
 - Serial data communication is synchronized with a clock
Serial data communication can be carried out with other chips that have a synchronous communication function
 - One serial data transfer format
Data length: 8 bits
 - Receive error detection: Overrun errors detected

- Full-duplex communication capability
 - The transmitter and receiver are mutually independent, enabling transmission and reception to be executed simultaneously
 - Double-buffering is used in both the transmitter and the receiver, enabling continuous transmission and continuous reception of serial data
- Built-in baud rate generator allows any bit rate to be selected
- Choice of serial clock source: internal clock from baud rate generator or external clock from SCK1 pin
- Four interrupt sources
 - Four interrupt sources (transmit-data-empty, transmit-end, receive-data-full, and receive error) that can issue requests independently

22.1.2 Block Diagram

Figure 22.1 shows a block diagram of the SCI.




Figure 22.1 Block Diagram of SCI

22.1.3 Pin Configuration

Table 22.1 shows the serial pins used by the SCI.

Table 22.1 SCI Pins

Channel	Pin Name	Symbol	I/O	Function
1	Serial clock pin 1	SCK1	I/O	SCI1 clock input/output
	Receive data pin 1	SI1	Input	SCI1 receive data input
	Transmit data pin 1	SO1	Output	SCI1 transmit data output

22.1.4 Register Configuration

The SCI1 has the internal registers shown in table 22.2. These registers are used to specify asynchronous mode or synchronous mode, the data format, and the bit rate, and to control the transmitter/receiver.

Table 22.2 SCI Registers


Channel	Name	Abbrev.	R/W	Initial Value	Address ^{*1}
1	Serial mode register 1	SMR1	R/W	H'00	H'D148
	Bit rate register 1	BRR1	R/W	H'FF	H'D149
	Serial control register 1	SCR1	R/W	H'00	H'D14A
	Transmit data register 1	TDR1	R/W	H'FF	H'D14B
	Serial status register 1	SSR1	R/(W)* ²	H'84	H'D14C
	Receive data register 1	RDR1	R	H'00	H'D14D
	Serial interface mode register 1	SCMR1	R/W	H'F2	H'D14E
Common	Module stop control register	MSTPCR ^H	R/W	H'FF	H'FFEC
		MSTPCRL	R/W	H'FF	H'FFED

Notes: 1. Lower 16 bits of the address.

2. Only 0 can be written, to clear flags.


22.2 Register Descriptions

22.2.1 Receive Shift Register 1 (RSR1)




RSR1 is a register used to receive serial data.
The SCI sets serial data input from the SI1 pin in RSR1 in the order received, starting with the LSB (bit 0), and converts it to parallel data. When one byte of data has been received, it is transferred to RDR automatically.
RSR1 cannot be directly read or written to by the CPU.

22.2.2 Receive Data Register 1 (RDR1)



RDR1 is a register that stores received serial data.
When the SCI has received one byte of serial data, it transfers the received serial data from RSR1 to RDR1 where it is stored, and completes the receive operation. After this, RSR1 is receive-enabled.
Since RSR1 and RDR1 function as a double buffer in this way, continuous receive operations can be performed.
RDR1 is a read-only register, and cannot be written to by the CPU.
RDR1 is initialized to H'00 by a reset, and in standby mode, watch mode, subactive mode, subsleep mode, and module stop mode.

22.2.3 Transmit Shift Register 1 (TSR1)




TSR1 is a register used to transmit serial data.

To perform serial data transmission, the SCI first transfers transmit data from TDR1 to TSR1, then sends the data to the SO1 pin starting with the LSB (bit 0).

When transmission of one byte is completed, the next transmit data is transferred from TDR1 to TSR1, and transmission started, automatically. However, data transfer from TDR1 to TSR1 is not performed if the TDRE bit in SSR1 is set to 1.

TSR1 cannot be directly read or written to by the CPU.

22.2.4 Transmit Data Register 1 (TDR1)



TDR1 is an 8-bit register that stores data for serial transmission.

When the SCI detects that TSR is empty, it transfers the transmit data written in TDR1 to TSR1 and starts serial transmission. Continuous serial transmission can be carried out by writing the next transmit data to TDR1 during serial transmission of the data in TSR1.

TDR1 can be read or written to by the CPU at all times.

TDR1 is initialized to H'FF by a reset, and in standby mode, watch mode, subactive mode, subsleep mode, and module stop mode.

22.2.5 Serial Mode Register 1 (SMR1)

Bit :	7	6	5	4	3	2	1	0
	C/ $\bar{A}$	CHR	PE	O/ $\bar{E}$	STOP	MP	CKS1	CKS0
Initial value :	0	0	0	0	0	0	0	0
R/W :	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

SMR1 is an 8-bit register used to set the SCI's serial transfer format and select the baud rate generator clock source.

SMR1 can be read or written to by the CPU at all times.

SMR1 is initialized to H'00 by a reset, and in standby mode, watch mode, subactive mode, subsleep mode, and module stop mode.

Bit 7—Communication Mode (C/ $\bar{A}$): Selects asynchronous mode or clock synchronous mode as the SCI operating mode.

Bit 7

C/ $\bar{A}$	Description
0	Asynchronous mode (Initial value)
1	Clock synchronous mode

Bit 6—Character Length (CHR): Selects 7 or 8 bits as the data length in asynchronous mode. In synchronous mode, a fixed data length of 8 bits is used regardless of the CHR setting.

Bit 6

CHR	Description
0	8-bit data (Initial value)
1	7-bit data*

Note: * When 7-bit data is selected, the MSB (bit 7) of TDR1 is not transmitted, and LSB-first/MSB-first selection is not available.

Bit 5—Parity Enable (PE): In asynchronous mode, selects whether or not parity bit addition is performed in transmission, and parity bit checking in reception. In synchronous mode, or when a multiprocessor format is used, parity bit addition and checking is not performed, regardless of the PE bit setting.

Bit 5

PE	Description
0	Parity bit addition and checking disabled (Initial value)
1	Parity bit addition and checking enabled*

Note: * When the PE bit is set to 1, the parity (even or odd) specified by the O/ $\bar{E}$ bit is added to transmit data before transmission. In reception, the parity bit is checked for the parity (even or odd) specified by the O/ $\bar{E}$ bit.

Bit 4—Parity Mode (O/ $\bar{E}$): Selects either even or odd parity for use in parity addition and checking.

The O/ $\bar{E}$ bit setting is only valid when the PE bit is set to 1, enabling parity bit addition and checking, in asynchronous mode. The O/ $\bar{E}$ bit setting is invalid in synchronous mode, when parity bit addition and checking is disabled in asynchronous mode, and when a multiprocessor format is used.

Bit 4

O/ $\bar{E}$	Description
0	Even parity ¹ (Initial value)
1	Odd parity ²

Notes: 1. When even parity is set, parity bit addition is performed in transmission so that the total number of 1 bits in the transmit character plus the parity bit is even. In reception, a check is performed to see if the total number of 1 bits in the receive character plus the parity bit is even.

2. When odd parity is set, parity bit addition is performed in transmission so that the total number of 1 bits in the transmit character plus the parity bit is odd. In reception, a check is performed to see if the total number of 1 bits in the receive character plus the parity bit is odd.

Bit 3—Stop Bit Length (STOP): Selects 1 or 2 bits as the stop bit length in asynchronous mode. The STOP bit setting is only valid in asynchronous mode. If synchronous mode is set the STOP bit setting is invalid since stop bits are not added.

Bit 3

STOP	Description
0	1 stop bit ¹ (Initial value)
1	2 stop bits ²

Notes: 1. In transmission, a single 1 bit (stop bit) is added to the end of a transmit character before it is sent.
 2. In transmission, two 1 bits (stop bits) are added to the end of a transmit character before it is sent.

In reception, only the first stop bit is checked, regardless of the STOP bit setting. If the second stop bit is 1, it is treated as a stop bit; if it is 0, it is treated as the start bit of the next transmit character.

Bit 2—Multiprocessor Mode (MP): Selects multiprocessor format. When multiprocessor format is selected, the PE bit and O/ $\bar{E}$ bit parity settings are invalid. The MP bit setting is only valid in asynchronous mode; it is invalid in synchronous mode.

For details of the multiprocessor communication function, see section 22.3.3, Multiprocessor Communication Function.

Bit 2

MP	Description
0	Multiprocessor function disabled (Initial value)
1	Multiprocessor format selected

Bits 1 and 0—Clock Select 1 and 0 (CKS1, CKS0): These bits select the clock source for the baud rate generator. The clock source can be selected from ϕ , $\phi/4$, $\phi/16$, and $\phi/64$, according to the setting of bits CKS1 and CKS0.

For the relation between the clock source, the bit rate register setting, and the baud rate, see section 22.2.8, Bit Rate Register 1.

Bit 1	Bit 0	Description
CKS1	CKS0	
0	0	ϕ clock (Initial value)
	1	$\phi/4$ clock
1	0	$\phi/16$ clock
	1	$\phi/64$ clock

22.2.6 Serial Control Register 1 (SCR1)

Bit :	7	6	5	4	3	2	1	0
	TIE	RIE	TE	RE	MPIE	TEIE	CKE1	CKE0
Initial value :	0	0	0	0	0	0	0	0
R/W :	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

SCR1 is a register that performs enabling or disabling of SCI transfer operations, serial clock output in asynchronous mode, and interrupt requests, and selection of the serial clock source. SCR1 can be read or written to by the CPU at all times.

SCR1 is initialized to H'00 by a reset, and in standby mode, watch mode, subactive mode, subsleep mode, and module stop mode.

Bit 7—Transmit Interrupt Enable (TIE): Enables or disables transmit-data-empty interrupt (TXI) request generation when serial transmit data is transferred from TDR1 to TSR1 and the TDRE flag in SSR1 is set to 1.

Bit 7	Description
TIE	
0	Transmit-data-empty interrupt (TXI) request disabled* (Initial value)
1	Transmit-data-empty interrupt (TXI) request enabled

Note: * TXI interrupt request cancellation can be performed by reading 1 from the TDRE flag, then clearing it to 0, or clearing the TIE bit to 0.

Bit 6—Receive Interrupt Enable (RIE): Enables or disables receive-data-full interrupt (RXI) request and receive-error interrupt (ERI) request generation when serial receive data is transferred from RSR1 to RDR1 and the RDRF flag in SSR1 is set to 1.

Bit 6

RIE	Description
0	Receive-data-full interrupt (RXI) request and receive-error interrupt (ERI) request disabled* (Initial value)
1	Receive-data-full interrupt (RXI) request and receive-error interrupt (ERI) request enabled

Note: * RXI and ERI interrupt request cancellation can be performed by reading 1 from the RDRF, FER, PER, or ORER flag, then clearing the flag to 0, or clearing the RIE bit to 0.

Bit 5—Transmit Enable (TE): Enables or disables the start of serial transmission by the SCI.

Bit 5

TE	Description
0	Transmission disabled ¹ (Initial value)
1	Transmission enabled ²

Notes: 1. The TDRE flag in SSR1 is fixed at 1.
 2. In this state, serial transmission is started when transmit data is written to TDR1 and the TDRE flag in SSR1 is cleared to 0.
 SMR1 setting must be performed to decide the transmission format before setting the TE bit to 1.

Bit 4—Receive Enable (RE): Enables or disables the start of serial reception by the SCI.

Bit 4

RE	Description
0	Reception disabled ¹ (Initial value)
1	Reception enabled ²

Notes: 1. Clearing the RE bit to 0 does not affect the RDRF, FER, PER, and ORER flags, which retain their states.
 2. Serial reception is started in this state when a start bit is detected in asynchronous mode or serial clock input is detected in synchronous mode.
 SMR1 setting must be performed to decide the reception format before setting the RE bit to 1.

Bit 3—Multiprocessor Interrupt Enable (MPIE): Enables or disables multiprocessor interrupts. The MPIE bit setting is only valid in asynchronous mode when receiving with the MP bit in SMR1 set to 1.

The MPIE bit setting is invalid in clock synchronous mode or when the MP bit is cleared to 0.

Bit 3

MPIE	Description
0	Multiprocessor interrupts disabled (normal reception performed) (Initial value) [Clearing conditions] 1. When the MPIE bit is cleared to 0 2. When data with MPB = 1 is received
1	Multiprocessor interrupts enabled* Receive interrupt (RXI) requests, receive-error interrupt (ERI) requests, and setting of the RDRF, FER, and ORER flags in SSR1 are disabled until data with the multiprocessor bit set to 1 is received.

Note: * When receive data including MPB = 0 is received, receive data transfer from RSR1 to RDR1, receive error detection, and setting of the RDRF, FER, and ORER flags in SSR1, is not performed. When receive data with MPB = 1 is received, the MPB bit in SSR1 is set to 1, the MPIE bit is cleared to 0 automatically, and generation of RXI and ERI interrupts (when the TIE and RIE bits in SCR are set to 1) and FER and ORER flag setting is enabled.

Bit 2—Transmit End Interrupt Enable (TEIE): Enables or disables transmit-end interrupt (TEI) request generation if there is no valid transmit data in TDR when the MSB is transmitted.

Bit 2

TEIE	Description
0	Transmit-end interrupt (TEI) request disabled* (Initial value)
1	Transmit-end interrupt (TEI) request enabled*

Note: * TEI cancellation can be performed by reading 1 from the TDRE flag in SSR1, then clearing it to 0 and clearing the TEND flag to 0, or clearing the TEIE bit to 0.

Bits 1 and 0—Clock Enable 1 and 0 (CKE1, CKE0): These bits are used to select the SCI clock source and enable or disable clock output from the SCK pin. The combination of the CKE1 and CKE0 bits determines whether the SCK pin functions as an I/O port, the serial clock output pin, or the serial clock input pin.

The setting of the CKE0 bit, however, is only valid for internal clock operation (CKE1 = 0) in asynchronous mode. The CKE0 bit setting is invalid in synchronous mode, and in the case of external clock operation (CKE1 = 1). Note that the SCI's operating mode must be decided using SMR1 before setting the CKE1 and CKE0 bits.

For details of clock source selection, see table 22.9 in section 22.3, Operation.

Bit 1	Bit 0		
CKE1	CKE0	Description	
0	0	Asynchronous mode	Internal clock/SCK pin functions as I/O port ^{*1}
		Clock synchronous mode	Internal clock/SCK pin functions as serial clock output ^{*1}
	1	Asynchronous mode	Internal clock/SCK pin functions as clock output ^{*2}
		Clock synchronous mode	Internal clock/SCK pin functions as serial clock output
1	0	Asynchronous mode	External clock/SCK pin functions as clock input ^{*3}
		Clock synchronous mode	External clock/SCK pin functions as serial clock input
	1	Asynchronous mode	External clock/SCK pin functions as clock input ^{*3}
		Clock synchronous mode	External clock/SCK pin functions as serial clock input

Notes: 1. Initial value.

2. Outputs a clock of the same frequency as the bit rate.

3. Inputs a clock with a frequency 16 times the bit rate.

22.2.7 Serial Status Register 1 (SSR1)

Bit :	7	6	5	4	3	2	1	0
	TDRE	RDRF	ORER	FER	PER	TEND	MPB	MPBT
Initial value :	1	0	0	0	0	1	0	0
R/W :	R/(W)*	R/(W)*	R/(W)*	R/(W)*	R/(W)*	R	R	R/W

Note: * Only 0 can be written to clear the flag.

SSR1 is an 8-bit register containing status flags that indicate the operating status of the SCI, and multiprocessor bits.

SSR1 can be read or written to by the CPU at all times. However, 1 cannot be written to flags TDRE, RDRF, ORER, PER, and FER. Also note that in order to clear these flags they must be read as 1 beforehand. The TEND flag and MPB flag are read-only flags and cannot be modified. SSR1 is initialized to H'84 by a reset, and in standby mode, watch mode, subactive mode, subsleep mode, and module stop mode.

Bit 7—Transmit Data Register Empty (TDRE): Indicates that data has been transferred from TDR1 to TSR1 and the next serial data can be written to TDR1.

Bit 7

TDRE	Description
0	[Clearing conditions] When 0 is written in TDRE after reading TDRE = 1
1	[Setting conditions] (Initial value) 1. When the TE bit in SCR is 0 2. When data is transferred from TDR1 to TSR1 and data can be written to TDR1

Bit 6—Receive Data Register Full (RDRF): Indicates that the received data is stored in RDR1.

Bit 6

RDRF	Description
0	[Clearing conditions] (Initial value) When 0 is written in RDRF after reading RDRF = 1
1	[Setting conditions] When serial reception ends normally and receive data is transferred from RSR to RDR

Note: RDR1 and the RDRF flag are not affected and retain their previous values when an error is detected during reception or when the RE bit in SCR1 is cleared to 0.

If reception of the next data is completed while the RDRF flag is still set to 1, an overrun error will occur and the receive data will be lost.

Bit 5—Overrun Error (ORER): Indicates that an overrun error occurred during reception, causing abnormal termination.

Bit 5

ORER	Description
0	[Clearing conditions] When 0 is written in ORER after reading ORER = 1 ^{*1} (Initial value) ^{*1}
1	[Setting conditions] When the next serial reception is completed while RDRF = 1 ^{*2}

- Notes:
1. The ORER flag is not affected and retains its previous state when the RE bit in SCR1 is cleared to 0.
 2. The receive data prior to the overrun error is retained in RDR1, and the data received subsequently is lost. Also, subsequent serial reception cannot be continued while the ORER flag is set to 1. In synchronous mode, serial transmission cannot be continued, either.

Bit 4—Framing Error (FER): Indicates that a framing error occurred during reception in asynchronous mode, causing abnormal termination.

Bit 4

FER	Description
0	[Clearing conditions] When 0 is written in FER after reading FER = 1 ^{*1} (Initial value) ^{*1}
1	[Setting conditions] When the SCI checks the stop bit at the end of the receive data when reception ends, and the stop bit is 0 ^{*2}

- Notes:
1. The FER flag is not affected and retains its previous state when the RE bit in SCR1 is cleared to 0.
 2. In 2-stop-bit mode, only the first stop bit is checked for a value of 1; the second stop bit is not checked. If a framing error occurs, the receive data is transferred to RDR1 but the RDRF flag is not set. Also, subsequent serial reception cannot be continued while the FER flag is set to 1. In synchronous mode, serial transmission cannot be continued, either.

Bit 3—Parity Error (PER): Indicates that a parity error occurred during reception using parity addition in asynchronous mode, causing abnormal termination.

Bit 4

PER	Description
0	[Clearing conditions] When 0 is written in PER after reading PER = 1 ¹ (Initial value)
1	[Setting conditions] When, in reception, the number of 1 bits in the receive data plus the parity bit does not match the parity setting (even or odd) specified by the O/E bit in SMR1 ²

- Notes: 1. The PER flag is not affected and retains its previous state when the RE bit in SCR1 is cleared to 0.
2. If a parity error occurs, the receive data is transferred to RDR1 but the RDRF flag is not set. Also, subsequent serial reception cannot be continued while the PER flag is set to 1. In synchronous mode, serial transmission cannot be continued, either.

Bit 2—Transmit End (TEND): Indicates that there is no valid data in TDR when the last bit of the transmit character is sent, and transmission has been ended.

The TEND flag is read-only and cannot be modified.

Bit 2

TEND	Description
0	[Clearing conditions] When 0 is written in TDRE after reading TDRE = 1
1	[Setting conditions] (Initial value) 1. When the TE bit in SCR1 is 0 2. When TDRE = 1 at transmission of the last bit of a 1-byte serial transmit character

Bit 1—Multiprocessor Bit (MPB): When reception is performed using a multiprocessor format in asynchronous mode, MPB stores the multiprocessor bit in the receive data.

MPB is a read-only bit, and cannot be modified.

Bit 1

MPB	Description
0	[Clearing conditions] (Initial value)* When data with a 0 multiprocessor bit is received
1	[Setting conditions] When data with a 1 multiprocessor bit is received


Note: * Retains its previous state when the RE bit in SCR1 is cleared to 0 with multiprocessor format.

Bit 0—Multiprocessor Bit Transfer (MPBT): When transmission is performed using a multiprocessor format in asynchronous mode, MPBT stores the multiprocessor bit to be added to the transmit data.
 The MPBT bit setting is invalid when a multiprocessor format is not used, when not transmitting, and in synchronous mode.

Bit 0

MPBT	Description
0	Data with a 0 multiprocessor bit is transmitted (Initial value)
1	Data with a 1 multiprocessor bit is transmitted

22.2.8 Bit Rate Register 1 (BRR1)



BRR1 is an 8-bit register that sets the serial transfer bit rate in accordance with the baud rate generator operating clock selected by bits CKS1 and CKS0 in SMR.
 BRR1 can be read or written to by the CPU at all times.
 BRR1 is initialized to H'FF by a reset, and in standby mode, watch mode, subactive mode, subsleep mode, and module stop mode.
 Table 22.3 shows sample BRR1 settings in asynchronous mode, and table 22.4 shows sample BRR1 settings in synchronous mode.

Table 22.3 BRR1 Settings for Various Bit Rates (Asynchronous Mode)

Operating Frequency ϕ (MHz)												
Bit Rate (bits/s)	2			2.097152			2.4576			3		
	n	N	Error (%)	n	N	Error (%)	n	N	Error (%)	n	N	Error (%)
110	1	141	0.03	1	148	-0.04	1	174	-0.26	1	212	0.03
150	1	103	0.16	1	108	0.21	1	127	0.00	1	155	0.16
300	0	207	0.16	0	217	0.21	0	255	0.00	1	77	0.16
600	0	103	0.16	0	108	0.21	0	127	0.00	0	155	0.16
1200	0	51	0.16	0	54	-0.70	0	63	0.00	0	77	0.16
2400	0	25	0.16	0	26	1.14	0	31	0.00	0	38	0.16
4800	0	12	0.16	0	13	-2.48	0	15	0.00	0	19	-2.34
9600	—	—	—	0	6	-2.48	0	7	0.00	0	9	-2.34
19200	—	—	—	—	—	—	0	3	0.00	0	4	-2.34
31250	0	1	0.00	—	—	—	0	—	—	0	2	0.00
38400	—	—	—	—	—	—	0	1	0.00	—	—	—

Operating Frequency ϕ (MHz)												
Bit Rate (bits/s)	3.6864			4			4.9152			5		
	n	N	Error (%)	n	N	Error (%)	n	N	Error (%)	n	N	Error (%)
110	2	64	0.70	2	70	0.03	2	86	0.31	2	88	-0.25
150	1	191	0.00	1	207	0.16	1	255	0.00	2	64	0.16
300	1	95	0.00	1	103	0.16	1	127	0.00	1	129	0.16
600	0	191	0.00	0	207	0.16	0	255	0.00	1	64	0.16
1200	0	95	0.00	0	103	0.16	0	127	0.00	0	129	0.16
2400	0	47	0.00	0	51	0.16	0	63	0.00	0	64	0.16
4800	0	23	0.00	0	25	0.16	0	31	0.00	0	32	-1.36
9600	0	11	0.00	0	12	0.16	0	15	0.00	0	15	1.73
19200	0	5	0.00	—	—	—	0	7	0.00	0	7	1.73
31250	—	—	—	0	3	0.00	0	4	-1.70	0	4	0.00
38400	0	2	0.00	—	—	—	0	3	0.00	0	3	1.73

Operating Frequency ϕ (MHz)

Bit Rate (bits/s)	6			6.144			7.3728			8		
	n	N	Error (%)	n	N	Error (%)	n	N	Error (%)	n	N	Error (%)
110	2	106	-0.44	2	108	0.08	2	130	-0.07	2	141	0.03
150	2	77	0.16	2	79	0.00	2	95	0.00	2	103	0.16
300	1	155	0.16	1	159	0.00	1	191	0.00	1	207	0.16
600	1	77	0.16	1	79	0.00	1	95	0.00	1	103	0.16
1200	0	155	0.16	0	159	0.00	0	191	0.00	0	207	0.16
2400	0	77	0.16	0	79	0.00	0	95	0.00	0	103	0.16
4800	0	38	0.16	0	39	0.00	0	47	0.00	0	51	0.16
9600	0	19	-2.34	0	19	0.00	0	23	0.00	0	25	0.16
19200	0	9	-2.34	0	9	0.00	0	11	0.00	0	12	0.16
31250	0	5	0.00	0	5	2.40	—	—	—	0	7	0.00
38400	0	4	-2.34	0	4	0.00	0	5	0.00	—	—	—

Operating Frequency ϕ (MHz)

Bit Rate (bits/s)	9.8304			10		
	n	N	Error (%)	n	N	Error (%)
110	2	174	-0.26	2	177	-0.25
150	2	127	0.00	2	129	0.16
300	1	255	0.00	2	64	0.16
600	1	127	0.00	1	129	0.16
1200	0	255	0.00	1	64	0.16
2400	0	127	0.00	0	129	0.16
4800	0	63	0.00	0	64	0.16
9600	0	31	0.00	0	32	-1.36
19200	0	15	0.00	0	15	1.73
31250	0	9	-1.70	0	9	0.00
38400	0	7	0.00	0	7	1.73

Table 22.4 BRR1 Settings for Various Bit Rates (Synchronous Mode)

Bit Rate (bits/s)	Operating Frequency ϕ (MHz)							
	2		4		8		10	
	n	N	n	N	n	N	n	N
110	3	70	—	—				
250	2	124	2	249	3	124	—	—
500	1	249	2	124	2	249	—	—
1 k	1	124	1	249	2	124	—	—
2.5 k	0	199	1	99	1	199	1	249
5 k	0	99	0	199	1	99	1	124
10 k	0	49	0	99	0	199	0	249
25 k	0	19	0	39	0	79	0	99
50 k	0	9	0	19	0	39	0	49
100 k	0	4	0	9	0	19	0	24
250 k	0	1	0	3	0	7	0	9
500 k	0	0*	0	1	0	3	0	4
1 M			0	0*	0	1		
2.5 M							0	0*
5 M								

Note: As far as possible, the setting should be made so that the error is no more than 1%.

Legend:

Blank: Cannot be set.

—: Can be set, but there will be a degree of error.

*: Continuous transfer is not possible.

The BRR1 setting is found from the following equations.

- Asynchronous mode:

$$N = \frac{\phi}{64 \times 2^{2n-1} \times B} \times 10^{6-1}$$

- Synchronous mode:

$$N = \frac{\phi}{8 \times 2^{2n-1} \times B} \times 10^{6-1}$$

Where

B: Bit rate (bits/s)

N: BRR1 setting for baud rate generator ($0 \leq N \leq 255$)

ϕ : Operating frequency (MHz)

n: Baud rate generator input clock ($n = 0$ to 3)

(See the table below for the relation between n and the clock.)

n	Clock	SMR1 Setting	
		CKS1	CKS0
0	ϕ	0	0
1	$\phi/4$	0	1
2	$\phi/16$	1	0
3	$\phi/64$	1	1

The bit rate error in asynchronous mode is found from the following equation:

$$\text{Error (\%)} = \left\{ \frac{\phi \times 10^6}{(N + 1) \times B \times 64 \times 2^{2n-1}} - 1 \right\} \times 100$$

Table 22.5 shows the maximum bit rate for each frequency in asynchronous mode. Tables 22.6 and 22.7 show the maximum bit rates with external clock input.

Table 22.5 Maximum Bit Rate for Each Frequency (Asynchronous Mode)

ϕ (MHz)	Maximum Bit Rate (bits/s)	n	N
2	62500	0	0
2.097152	65536	0	0
2.4576	76800	0	0
3	93750	0	0
3.6864	115200	0	0
4	125000	0	0
4.9152	153600	0	0
5	156250	0	0
6	187500	0	0
6.144	192000	0	0
7.3728	230400	0	0
8	250000	0	0
9.8304	307200	0	0
10	312500	0	0

Table 22.6 Maximum Bit Rate with External Clock Input (Asynchronous Mode)

ϕ (MHz)	External Input Clock (MHz)	Maximum Bit Rate (bits/s)
2	0.5000	31250
2.097152	0.5243	32768
2.4576	0.6144	38400
3	0.7500	46875
3.6864	0.9216	57600
4	1.0000	62500
4.9152	1.2288	76800
5	1.2500	78125
6	1.5000	93750
6.144	1.5360	96000
7.3728	1.8432	115200
8	2.0000	125000
9.8304	2.4576	153600
10	2.5000	156250

Table 22.7 Maximum Bit Rate with External Clock Input (Synchronous Mode)

ϕ (MHz)	External Input Clock (MHz)	Maximum Bit Rate (bits/s)
2	0.3333	333333.3
4	0.6667	666666.7
6	1.0000	1000000.0
8	1.3333	1333333.3
10	1.6667	1666666.7

22.2.9 Serial Interface Mode Register 1 (SCMR1)

Bit :	7	6	5	4	3	2	1	0
	—	—	—	—	SDIR	SINV	—	SMIF
Initial value :	1	1	1	1	0	0	1	0
R/W :	—	—	—	—	R/W	R/W	—	R/W

SCMR1 is an 8-bit readable/writable register used to select SCI functions.
SCMR1 is initialized to H'F2 by a reset, and in standby mode, watch mode, subactive mode, subsleep mode, and module stop mode.

Bits 7 to 4—Reserved: These bits cannot be modified and are always read as 1.

Bit 3—Data Transfer Direction (SDIR): Selects the serial/parallel conversion format.

Bit 3

SDIR	Description
0	TDR contents are transmitted LSB-first Receive data is stored in RDR1 LSB-first (Initial value)
1	TDR contents are transmitted MSB-first Receive data is stored in RDR1 MSB-first

Bit 2—Data Invert (SINV): Specifies inversion of the data logic level. The SINV bit does not affect the logic level of the parity bit(s): parity bit inversion requires inversion of the O/ $\overline{E}$ bit in SMR1.


Bit 2

SINV	Description
0	TDR1 contents are transmitted without modification Receive data is stored in RDR1 without modification (Initial value)
1	TDR1 contents are inverted before being transmitted Receive data is stored in RDR1 in inverted form

Bit 1—Reserved: This bit cannot be modified and is always read as 1.

Bit 0—Reserved: 1 should not be written in this bit.

22.2.10 Module Stop Control Register (MSTPCR)



MSTPCR, comprising two 8-bit readable/writable registers, performs module stop mode control. When bit MSTP8 is set to 1, SCI1 operation stops at the end of the bus cycle and a transition is made to module stop mode. For details, see section 4.5, Module Stop Mode. MSTPCR is initialized to H'FFFF by a reset.

Bit 0—Module Stop (MSTP8): Specifies the SCI1 module stop mode.

MSTPCRH

Bit 0

MSTP8	Description
0	SCI1 module stop mode is cleared
1	SCI2 module stop mode is set (Initial value)

22.3 Operation

22.3.1 Overview

The SCI can carry out serial communication in two modes: asynchronous mode in which synchronization is achieved character by character, and synchronous mode in which synchronization is achieved with clock pulses.

Selection of asynchronous or synchronous mode and the transmission format is made using SMR1 as shown in table 22.8. The SCI clock is determined by a combination of the $C/\overline{A}$ bit in SMR1 and the CKE1 and CKE0 bits in SCR1, as shown in table 22.9.

- Asynchronous Mode
 - Data length: Choice of 7 or 8 bits
 - Choice of parity addition, multiprocessor bit addition, and addition of 1 or 2 stop bits (the combination of these parameters determines the transfer format and character length)
 - Detection of framing, parity, and overrun errors, and breaks, during reception
 - Choice of internal or external clock as SCI clock source
 - When internal clock is selected:
The SCI operates on the baud rate generator clock and a clock with the same frequency as the bit rate can be output
 - When external clock is selected:
A clock with a frequency of 16 times the bit rate must be input (the built-in baud rate generator is not used)
- Clock Synchronous Mode
 - Transfer format: Fixed 8-bit data
 - Detection of overrun errors during reception
 - Choice of internal or external clock as SCI clock source
 - When internal clock is selected:
The SCI operates on the baud rate generator clock and a serial clock is output off-chip
 - When external clock is selected:
The built-in baud rate generator is not used, and the SCI operates on the input serial clock

Table 22.8 SMR1 Settings and Serial Transfer Format Selection

SMR1 Settings						SCI Transfer Format					
Bit 7	Bit 6	Bit 2	Bit 5	Bit 3	Mode	Data Length	Multiproc- essor Bit	Parity Bit	Stop Bit Length		
C/ $\bar{A}$	CHR	MP	PE	STOP							
0	0	0	0	0	Asynchro- nous mode	8-bit data	No	No	1 bit		
				1					2 bits		
				1				0	Yes	1 bit	
				1				2 bits			
			1	0		0		7-bit data	No	1 bit	
						1				2 bits	
						1			0	Yes	1 bit
						1			2 bits		
	0	1	—	0	Asynchro- nous mode (multi- processor format)	8-bit data	Yes	No	1 bit		
			—	1					2 bits		
			1	—		0			7-bit data	1 bit	
				—		1				2 bits	
1	—	—	—	—	Clock synchronous mode	8-bit data	No				

Table 22.9 SMR1 and SCR1 Settings and SCI Clock Source Selection

SMR1 SCR1 Setting			SCI Transfer Clock		
Bit 7	Bit 1	Bit 0	Mode	Clock Source	SCK Pin Function
C/ $\bar{A}$	CKE1	CKE0			
0	0	0	Asynchronous mode	Internal	SCI does not use SCK pin
		1			Outputs clock with same frequency as bit rate
		0		External	Inputs clock with frequency of 16 times the bit rate
		1			
1	0	0	Clock synchronous mode	Internal	Outputs serial clock
		1			
		0		External	Inputs serial clock
		1			

22.3.2 **Operation in Asynchronous Mode**

In asynchronous mode, characters are sent or received, each preceded by a start bit indicating the start of communication and followed by one or two stop bits indicating the end of communication. Serial communication is thus carried out with synchronization established on a character-by-character basis.

Inside the SCI, the transmitter and receiver are independent units, enabling full-duplex communication. Both the transmitter and the receiver also have a double-buffered structure, so that data can be read or written during transmission or reception, enabling continuous data transfer.

Figure 22.2 shows the general format for asynchronous serial communication.

In asynchronous serial communication, the transmission line is usually held in the mark state (high level). The SCI monitors the transmission line, and when it goes to the space state (low level), recognizes a start bit and starts serial communication.

One serial communication character consists of a start bit (low level), followed by data (in LSB-first order), a parity bit (high or low level), and finally one or two stop bits (high level).

In asynchronous mode, the SCI performs synchronization at the falling edge of the start bit in reception. The SCI samples the data on the 8th pulse of a clock with a frequency of 16 times the length of one bit, so that the transfer data is latched at the center of each bit.




Figure 22.2 Data Format in Asynchronous Communication
(Example with 8-Bit Data, Parity, Two Stop Bits)

- Data Transfer Format

Table 22.10 shows the data transfer formats that can be used in asynchronous mode. Any of 12 transfer formats can be selected by settings in SMR1.

Table 22.10 Serial Transfer Formats (Asynchronous Mode)

SMR1 Settings				Serial Transfer Format and Frame Length											
CHR	PE	MP	STOP	1	2	3	4	5	6	7	8	9	10	11	12
0	0	0	0	S	8-bit data								STOP		
0	0	0	1	S	8-bit data								STOP	STOP	
0	1	0	0	S	8-bit data								P	STOP	
0	1	0	1	S	8-bit data								P	STOP	STOP
1	0	0	0	S	7-bit data							STOP			
1	0	0	1	S	7-bit data							STOP	STOP		
1	1	0	0	S	7-bit data							P	STOP		
1	1	0	1	S	7-bit data							P	STOP	STOP	
0	—	1	0	S	8-bit data								MPB	STOP	
0	—	1	1	S	8-bit data								MPB	STOP	STOP
1	—	1	0	S	7-bit data							MPB	STOP		
1	—	1	1	S	7-bit data							MPB	STOP	STOP	

[Legend]

S : Start bit

STOP : Stop bit

P : Parity bit

MPB : Multiprocessor bit

- Clock

Either an internal clock generated by the built-in baud rate generator or an external clock input at the SCK pin can be selected as the SCI's serial clock, according to the setting of the $\overline{C/A}$ bit in SMR1 and the CKE1 and CKE0 bits in SCR1. For details of SCI clock source selection, see table 22.9.

When an external clock is input at the SCK pin, the clock frequency should be 16 times the bit rate used.

When the SCI is operated on an internal clock, the clock can be output from the SCK pin. The frequency of the clock output in this case is equal to the bit rate, and the phase is such that the rising edge of the clock is at the center of each transmit data bit, as shown in figure 22.3.




**Figure 22.3 Relation between Output Clock and Transfer Data Phase
(Asynchronous Mode)**

- Data Transfer Operations

- SCI Initialization (Asynchronous Mode)

Before transmitting and receiving data, first clear the TE and RE bits in SCR1 to 0, then initialize the SCI as described below.

When the operating mode, transfer format, etc., is changed, the TE and RE bits must be cleared to 0 before making the change using the following procedure. When the TE bit is cleared to 0, the TDRE flag is set to 1 and TSR1 is initialized. Note that clearing the RE bit to 0 does not change the contents of the RDRF, PER, FER, and ORER flags, or the contents of RDR1.

When an external clock is used the clock should not be stopped during operation, including initialization, since operation is uncertain.

Figure 22.4 shows a sample SCI initialization flowchart.




Figure 22.4 Sample SCI Initialization Flowchart

— Serial Data Transmission (Asynchronous Mode)

Figure 22.5 shows a sample flowchart for serial transmission.

The following procedure should be used for serial data transmission.




Figure 22.5 Sample Serial Transmission Flowchart

In serial transmission, the SCI operates as described below.

1. The SCI monitors the TDRE flag in SSR1, and if it is 0, recognizes that data has been written to TDR1, and transfers the data from TDR1 to TSR1.
2. After transferring data from TDR1 to TSR1, the SCI sets the TDRE flag to 1 and starts transmission.

If the TIE bit is set to 1 at this time, a transmit data empty interrupt (TXI) is generated.

The serial transmit data is sent from the SO1 pin in the following order.

- a. Start bit:
One 0-bit is output.
 - b. Transmit data:
8-bit or 7-bit data is output in LSB-first order.
 - c. Parity bit or multiprocessor bit:
One parity bit (even or odd parity), or one multiprocessor bit is output.
A format in which neither a parity bit nor a multiprocessor bit is output can also be selected.
 - d. Stop bit(s):
One or two 1-bits (stop bits) are output.
 - e. Mark state:
1 is output continuously until the start bit that starts the next transmission is sent.
3. The SCI checks the TDRE flag at the timing for sending the stop bit.
If the TDRE flag is cleared to 0, the data is transferred from TDR1 to TSR1, the stop bit is sent, and then serial transmission of the next frame is started.
If the TDRE flag is set to 1, the TEND flag in SSR1 is set to 1, the stop bit is sent, and then the mark state is entered in which 1 is output continuously. If the TEIE bit in SCR1 is set to 1 at this time, a TEI interrupt request is generated.

Figure 22.6 shows an example of the operation for transmission in asynchronous mode.




**Figure 22.6 Example of Operation in Transmission in Asynchronous Mode
(Example with 8-Bit Data, Parity, One Stop Bit)**

— Serial Data Reception (Asynchronous Mode)

Figures 22.7 and 22.8 show sample flowcharts for serial reception.

The following procedure should be used for serial data reception.




Figure 22.7 Sample Serial Reception Data Flowchart (1)

[3]




Figure 22.8 Sample Serial Reception Data Flowchart (2)

In serial reception, the SCI operates as described below.

1. The SCI monitors the transmission line, and if a 0 stop bit is detected, performs internal synchronization and starts reception.
2. The received data is stored in RSR1 in LSB-to-MSB order.
3. The parity bit and stop bit are received.

After receiving these bits, the SCI carries out the following checks.

a. Parity check:

The SCI checks whether the number of 1 bits in the receive data agrees with the parity (even or odd) set in the O/E bit in SMR1.

b. Stop bit check:

The SCI checks whether the stop bit is 1.

If there are two stop bits, only the first is checked.

c. Status check:

The SCI checks whether the RDRF flag is 0, indicating that the receive data can be transferred from RSR1 to RDR1.

If all the above checks are passed, the RDRF flag is set to 1, and the receive data is stored in RDR1.

If a receive error* is detected in the error check, the operation is as shown in table 22.11.

Note: * Subsequent receive operations cannot be performed when a receive error has occurred. Also note that the RDRF flag is not set to 1 in reception, and so the error flags must be cleared to 0.

4. If the RIE bit in SCR1 is set to 1 when the RDRF flag changes to 1, a receive-data-full interrupt (RXI) request is generated.

Also, if the RIE bit in SCR1 is set to 1 when the ORER, PER, or FER flag changes to 1, a receive-error interrupt (ERI) request is generated.

Table 22.11 Receive Errors and Conditions for Occurrence

Receive Error	Abbrev.	Occurrence Condition	Data Transfer
Overrun error	ORER	When the next data reception is completed while the RDRF flag in SSR1 is set to 1	Receive data is not transferred from RSR1 to RDR1
Framing error	FER	When the stop bit is 0	Receive data is transferred from RSR1 to RDR1
Parity error	PER	When the received data differs from the parity (even or odd) set in SMR1	Receive data is transferred from RSR1 to RDR1

Figure 22.9 shows an example of the operation for reception in asynchronous mode.




**Figure 22.9 Example of SCI Operation in Reception
(Example with 8-Bit Data, Parity, One Stop Bit)**

22.3.3 Multiprocessor Communication Function

The multiprocessor communication function performs serial communication using a multiprocessor format, in which a multiprocessor bit is added to the transfer data, in asynchronous mode. Use of this function enables data transfer to be performed among a number of processors sharing transmission lines.

When multiprocessor communication is carried out, each receiving station is addressed by a unique ID code.

The serial communication cycle consists of two component cycles: an ID transmission cycle which specifies the receiving station, and a data transmission cycle. The multiprocessor bit is used to differentiate between the ID transmission cycle and the data transmission cycle.

The transmitting station first sends the ID of the receiving station with which it wants to perform serial communication as data with a 1 multiprocessor bit added. It then sends transmit data as data with a 0 multiprocessor bit added.

The receiving station skips the data until data with a 1 multiprocessor bit is sent.

When data with a 1 multiprocessor bit is received, the receiving station compares that data with its own ID. The station whose ID matches then receives the data sent next. Stations whose ID does not match continue to skip the data until data with a 1 multiprocessor bit is again received. In this way, data communication is carried out among a number of processors.

Figure 22.10 shows an example of inter-processor communication using a multiprocessor format.

1. Data Transfer Format

There are four data transfer formats.

When a multiprocessor format is specified, the parity bit specification is invalid.

For details, see table 22.10.

2. Clock

See the section on asynchronous mode.




**Figure 22.10 Example of Inter-Processor Communication Using Multiprocessor Format
(Transmission of Data H'AA to Receiving Station A)**

3. Data Transfer Operations

a. Multiprocessor Serial Data Transmission

Figure 22.11 shows a sample flowchart for multiprocessor serial data transmission.

The following procedure should be used for multiprocessor serial data transmission.




Figure 22.11 Sample Multiprocessor Serial Transmission Flowchart

In serial transmission, the SCI operates as described below.

1. The SCI monitors the TDRE flag in SSR1, and if it is 0, recognizes that data has been written to TDR1, and transfers the data from TDR1 to TSR1.
2. After transferring data from TDR1 to TSR1, the SCI sets the TDRE flag to 1 and starts transmission.

If the TIE bit is set to 1 at this time, a transmit-data-empty interrupt (TXI) is generated.

The serial transmit data is sent from the SO2 pin in the following order.

- a. Start bit:
One 0-bit is output.
 - b. Transmit data:
8-bit or 7-bit data is output in LSB-first order.
 - c. Multiprocessor bit
One multiprocessor bit (MPBT value) is output.
 - d. Stop bit(s):
One or two 1-bits (stop bits) are output.
 - e. Mark state:
1 is output continuously until the start bit that starts the next transmission is sent.
3. The SCI checks the TDRE flag at the timing for sending the stop bit.
If the TDRE flag is cleared to 0, data is transferred from TDR1 to TSR1, the stop bit is sent, and then serial transmission of the next frame is started.
If the TDRE flag is set to 1, the TEND flag in SSR1 is set to 1, the stop bit is sent, and then the mark state is entered in which 1 is output continuously. If the TEIE bit in SCR1 is set to 1 at this time, a transmit-end interrupt (TEI) request is generated.

Figure 22.12 shows an example of SCI operation for transmission using a multiprocessor format.




**Figure 22.12 Example of SCI Operation in Transmission
(Example with 8-Bit Data, Multiprocessor Bit, One Stop Bit)**

b. Multiprocessor Serial Data Reception

Figure 22.13 shows sample flowcharts for multiprocessor serial reception.

The following procedure should be used for multiprocessor serial data reception.




Figure 22.13 Sample Multiprocessor Serial Reception Flowchart (1)




Figure 22.14 Sample Multiprocessor Serial Reception Flowchart (2)

Figure 22.15 shows an example of SCI operation for multiprocessor format reception.




**Figure 22.15 Example of SCI Operation in Reception
(Example with 8-Bit Data, Multiprocessor Bit, One Stop Bit)**

22.3.4 Operation in Synchronous Mode

In synchronous mode, data is transmitted or received in synchronization with clock pulses, making it suitable for high-speed serial communication.

Inside the SCI, the transmitter and receiver are independent units, enabling full-duplex communication by use of a common clock. Both the transmitter and the receiver also have a double-buffered structure, so that data can be read or written during transmission or reception, enabling continuous data transfer.

Figure 22.16 shows the general format for synchronous serial communication.




Figure 22.16 Data Format in Synchronous Communication

In synchronous serial communication, data on the transmission line is output from one falling edge of the serial clock to the next. Data is guaranteed valid at the rising edge of the serial clock.

In synchronous serial communication, one character consists of data output starting with the LSB and ending with the MSB. After the MSB is output, the transmission line holds the MSB state.

In synchronous mode, the SCI receives data in synchronization with the rising edge of the serial clock.

- Data Transfer Format

A fixed 8-bit data format is used.

No parity or multiprocessor bits are added.

- Clock

Either an internal clock generated by the built-in baud rate generator or an external serial clock input at the SCK pin can be selected, according to the setting of the $C/\bar{A}$ bit in SMR1 and the CKE1 and CKE0 bits in SCR1. For details on SCI clock source selection, see table 22.9.

When the SCI is operated on an internal clock, the serial clock is output from the SCK pin.

Eight serial clock pulses are output in the transfer of one character, and when no transfer is performed the clock is fixed high. When only receive operations are performed, however, the serial clock is output until an overrun error occurs or the RE bit is cleared to 0. To perform receive operations in units of one character, select an external clock as the clock source.

- Data Transfer Operations

- SCI Initialization (Synchronous Mode)

Before transmitting and receiving data, first clear the TE and RE bits in SCR1 to 0, then initialize the SCI as described below.

When the operating mode, transfer format, etc., is changed, the TE and RE bits must be cleared to 0 before making the change using the following procedure. When the TE bit is cleared to 0, the TDRE flag is set to 1 and TSR1 is initialized. Note that clearing the RE bit to 0 does not change the settings of the RDRF, PER, FER, and ORER flags, or the contents of RDR1.

Figure 22.17 shows a sample SCI initialization flowchart.




Figure 22.17 Sample SCI Initialization Flowchart

— Serial Data Transmission (Synchronous Mode)

Figure 22.18 shows a sample flowchart for serial transmission.

The following procedure should be used for serial data transmission.




Figure 22.18 Sample Serial Transmission Flowchart

In serial transmission, the SCI operates as described below.

1. The SCI monitors the TDRE flag in SSR1, and if it is 0, recognizes that data has been written to TDR1, and transfers the data from TDR1 to TSR1.
2. After transferring data from TDR1 to TSR1, the SCI sets the TDRE flag to 1 and starts transmission. If the TIE bit is set to 1 at this time, a transmit-data-empty interrupt (TXI) is generated.

When clock output mode has been set, the SCI outputs 8 serial clock pulses. When use of an external clock has been specified, data is output synchronized with the input clock.

The serial transmit data is sent from the SO1 pin starting with the LSB (bit 0) and ending with the MSB (bit 7).

3. The SCI checks the TDRE flag at the timing for sending the MSB (bit 7).

If the TDRE flag is cleared to 0, data is transferred from TDR1 to TSR1, and serial transmission of the next frame is started.

If the TDRE flag is set to 1, the TEND flag in SSR1 is set to 1, the MSB (bit 7) is sent, and the SO1 pin maintains its state.

If the TEIE bit in SCR1 is set to 1 at this time, a transmit-end interrupt (TEI) request is generated.

4. After completion of serial transmission, the SCK pin is held in a constant state.

Figure 22.19 shows an example of SCI operation in transmission.




Figure 22.19 Example of SCI Operation in Transmission

— Serial Data Reception (Synchronous Mode)

Figure 22.20 shows a sample flowchart for serial reception.

The following procedure should be used for serial data reception.

When changing the operating mode from asynchronous to synchronous, be sure to check that the ORER, PER, and FER flags are all cleared to 0.

The RDRF flag will not be set if the FER or PER flag is set to 1, and neither transmit nor receive operations will be possible.




Figure 22.20 Sample Serial Reception Flowchart

In serial reception, the SCI operates as described below.

1. The SCI performs internal initialization in synchronization with serial clock input or output.
2. The received data is stored in RSR1 in LSB-to-MSB order.

After reception, the SCI checks whether the RDRF flag is 0 and the receive data can be transferred from RSR1 to RDR1.

If this check is passed, the RDRF flag is set to 1, and the receive data is stored in RDR1. If a receive error is detected in the error check, the operation is as shown in table 22.11.

Neither transmit nor receive operations can be performed subsequently when a receive error has been found in the error check.

3. If the RIE bit in SCR1 is set to 1 when the RDRF flag changes to 1, a receive-data-full interrupt (RXI) request is generated.

Also, if the RIE bit in SCR1 is set to 1 when the ORER flag changes to 1, a receive-error interrupt (ERI) request is generated.

Figure 22.21 shows an example of SCI operation in reception.





Figure 22.21 Example of SCI Operation in Reception

— Simultaneous Serial Data Transmission and Reception (Synchronous Mode)

Figure 22.22 shows a sample flowchart for simultaneous serial transmit and receive operations.

The following procedure should be used for simultaneous serial data transmit and receive operations.



Note: When switching from transmit or receive operation to simultaneous transmit and receive operations, first clear the TE bit and RE bit to 0, then set both these bits to 1 simultaneously.

Figure 22.22 Sample Flowchart of Simultaneous Serial Transmit and Receive Operations

22.4 SCI Interrupts

The SCI has four interrupt sources: the transmit-end interrupt (TEI) request, receive-error interrupt (ERI) request, receive-data-full interrupt (RXI) request, and transmit-data-empty interrupt (TXI) request. Table 22.12 shows the interrupt sources and their relative priorities. Individual interrupt sources can be enabled or disabled with the TIE, RIE, and TEIE bits in SCR1. Each kind of interrupt request is sent to the interrupt controller independently.

When the TDRE flag in SSR1 is set to 1, a TXI interrupt request is generated. When the TEND flag in SSR1 is set to 1, a TEI interrupt request is generated.

When the RDRF flag in SSR1 is set to 1, an RXI interrupt request is generated. When the ORER, PER, or FER flag in SSR1 is set to 1, an ERI interrupt request is generated.

Table 22.12 SCI Interrupt Sources

Channel	Interrupt Source	Description	Priority*
1	ERI	Interrupt by receive error (ORER, FER, or PER)	High
	RXI	Interrupt by receive data register full (RDRF)	
	TXI	Interrupt by transmit data register empty (TDRE)	
	TEI	Interrupt by transmit end (TEND)	Low

The TEI interrupt is requested when the TEND flag is set to 1 while the TEIE bit is set to 1. The TEND flag is cleared at the same time as the TDRE flag. Consequently, if a TEI interrupt and a TXI interrupt are requested simultaneously, the TXI interrupt will have priority for acceptance, and the TDRE flag and TEND flag may be cleared. Note that the TEI interrupt will not be accepted in this case.

22.5 Usage Notes

The following points should be noted when using the SCI.

- Relation between Writes to TDR1 and the TDRE Flag

The TDRE flag in SSR1 is a status flag that indicates that transmit data has been transferred from TDR1 to TSR1. When the SCI transfers data from TDR1 to TSR1, the TDRE flag is set to 1.

Data can be written to TDR1 regardless of the state of the TDRE flag. However, if new data is written to TDR1 when the TDRE flag is cleared to 0, the data stored in TDR1 will be lost since it has not yet been transferred to TSR1. It is therefore essential to check that the TDRE flag is set to 1 before writing transmit data to TDR1.

- Operation when Multiple Receive Errors Occur Simultaneously

If a number of receive errors occur at the same time, the state of the status flags in SSR1 is as shown in table 22.13. If there is an overrun error, data is not transferred from RSR1 to RDR1, and the receive data is lost.

Table 22.13 State of SSR1 Status Flags and Transfer of Receive Data

SSR1 Status Flags				Receive Data Transfer	
RDRF	ORER	FER	PER	RSR1 to RDR1	Receive Error Status
1	1	0	0	X	Overrun error
0	0	1	0	○	Framing error
0	0	0	1	○	Parity error
1	1	1	0	X	Overrun error + framing error
1	1	0	1	X	Overrun error + parity error
0	0	1	1	○	Framing error + parity error
1	1	1	1	X	Overrun error + framing error + parity error

Notes: ○: Receive data is transferred from RSR1 to RDR1.

X: Receive data is not transferred from RSR1 to RDR1.

- Break Detection and Processing

When framing error (FER) detection is performed, a break can be detected by reading the SI1 pin value directly. In a break, the input from the SI1 pin becomes all 0s, and so the FER flag is set, and the parity error flag (PER) may also be set.

Note that, since the SCI continues the receive operation after receiving a break, even if the FER flag is cleared to 0, it will be set to 1 again.

- Sending a Break

The SO1 pin has a dual function as an I/O port whose direction (input or output) is determined by DR and DDR. This can be used to send a break.

Between serial transmission initialization and setting of the TE bit to 1, the mark state is replaced by the value of PDR (the pin does not function as the SO1 pin until the TE bit is set to 1). Consequently, PCR and PDR for the port corresponding to the SO1 pin are first set to 1.

To send a break during serial transmission, first clear PDR to 0, then clear the TE bit to 0.

When the TE bit is cleared to 0, the transmitter is initialized regardless of the current transmission state, the SO1 pin becomes an I/O port, and 0 is output from the SO1 pin.

- Receive Error Flags and Transmit Operations (Clocked Synchronous Mode Only)

Transmission cannot be started when a receive error flag (ORER, PER, or FER) is set to 1, even if the TDRE flag is cleared to 0. Be sure to clear the receive error flags to 0 before starting transmission.

Note also that receive error flags cannot be cleared to 0 even if the RE bit is cleared to 0.

- Receive Data Sampling Timing and Reception Margin in Asynchronous Mode

In asynchronous mode, the SCI operates on a basic clock with a frequency of 16 times the transfer rate.

In reception, the SCI samples the falling edge of the start bit using the basic clock, and performs internal synchronization. Receive data is latched internally at the rising edge of the 8th pulse of the basic clock. This is illustrated in figure 22.23.




Figure 22.23 Receive Data Sampling Timing in Asynchronous Mode

Thus the reception margin in asynchronous mode is given by formula (1) below.

$$M = \left| \left(0.5 - \frac{1}{2N} \right) - (L - 0.5) F - \frac{|D - 0.5|}{N} (1 + F) \right| \times 100\%$$

... Formula (1)

Where

- M : Reception margin (%)
- N : Ratio of bit rate to clock (N = 16)
- D : Clock duty (D = 0 to 1.0)
- L : Frame length (L = 9 to 12)
- F : Absolute value of clock rate deviation

Assuming values of F = 0 and D = 0.5 in formula (1), a reception margin of 46.875% is given by formula (2) below.

When D = 0.5 and F = 0,

$$M = \left(0.5 - \frac{1}{2 \times 16} \right) \times 100\%$$

$$= 46.875\%$$

... Formula (2)

However, this is only the computed value, and a margin of 20% to 30% should be allowed in system design.

- Operation in Case of Mode Transition


- Transmission

Operation should be stopped (by clearing TE, TIE, and TEIE to 0) before making a module stop mode, standby mode, watch mode, subactive mode, or subsleep mode transition. TSR1, TDR1, and SSR1 are reset. The output pin states in module stop mode, standby mode, watch mode, subactive mode, or subsleep mode depend on the port settings, and becomes high-level output after the relevant mode is cleared. If a transition is made during transmission, the data being transmitted will be undefined. When transmitting without changing the transmit mode after the relevant mode is cleared, transmission can be started by setting TE to 1 again, and performing the following sequence: SSR1 read TDR1 write TDRE clearance. To transmit with a different transmit mode after clearing the relevant mode, the procedure must be started again from initialization. Figure 22.24 shows a sample flowchart for mode transition during transmission. Port pin states are shown in figures 22.25 and 22.26.

- Reception

Receive operation should be stopped (by clearing RE to 0) before making a module stop mode, standby mode, watch mode, subactive mode, or subsleep mode transition. RSR1, RDR1, and SSR1 are reset. If a transition is made without stopping operation, the data being received will be invalid. To continue receiving without changing the reception mode after the relevant mode is cleared, set RE to 1 before starting reception. To receive with a different receive mode, the procedure must be started again from initialization.

Figure 22.27 shows a sample flowchart for mode transition during reception.



[1] Data being transmitted is interrupted.

After exiting software standby mode, etc., normal CPU transmission is possible by setting TE to 1, reading SSR1, writing TDR1, and clearing TDRE to 0.

[2] If TIE and TEIE are set to 1, clear them to 0 in the same way.

[3] Includes module stop mode, watch mode, subactive mode, and sub-sleep mode.

Figure 22.24 Sample Flowchart for Mode Transition during Transmission




Figure 22.25 Asynchronous Transmission Using Internal Clock




Figure 22.26 Synchronous Transmission Using Internal Clock




Figure 22.27 Sample Flowchart for Mode Transition during Reception

Section 23 I²C Bus Interface (IIC)

23.1 Overview

This LSI incorporates a 2-channel I²C bus interface.

The I²C bus interface conforms to and provides a subset of the Philips I²C bus (inter-IC bus) interface functions. The register configuration that controls the I²C bus differs partly from the Philips configuration, however.

Each I²C bus interface channel uses only one data line (SDA) and one clock line (SCL) to transfer data, saving board and connector space.

23.1.1 Features

- Selection of addressing format or non-addressing format
 - I²C bus format: addressing format with acknowledge bit, for master/slave operation
 - Serial format: non-addressing format without acknowledge bit, for master operation only
- Conforms to Philips I²C bus interface (I²C bus format)
- Two ways of setting slave address (I²C bus format)
- Start and stop conditions generated automatically in master mode (I²C bus format)
- Selection of acknowledge output levels when receiving (I²C bus format)
- Automatic loading of acknowledge bit when transmitting (I²C bus format)
- Wait function in master mode (I²C bus format)
 - A wait can be inserted by driving the SCL pin low after data transfer, excluding acknowledgement. The wait can be cleared by clearing the interrupt flag.
- Wait function in slave mode (I²C bus format)
 - A wait request can be generated by driving the SCL pin low after data transfer, excluding acknowledgement. The wait request is cleared when the next transfer becomes possible.
- Three interrupt sources
 - Data transfer end (including transmission mode transition with I²C bus format and address reception after loss of master arbitration)
 - Address match: when any slave address matches or the general call address is received in slave receive mode (I²C bus format)
 - Stop condition detection
- Selection of 16 internal clocks (in master mode)
- Direct bus drive (with SCL and SDA pins)
 - Four pins P26/SCL0, P25/SDA0, P24/SCL1 and P23/SDA1 (normally CMOS pins) function as NMOS-only outputs when the bus drive function is selected.

23.1.2 Block Diagram

Figure 23.1 shows a block diagram of the I²C bus interface.

Figure 23.2 shows an example of I/O pin connections to external circuits. I/O pins are driven only by NMOS and apparently function as NMOS open-drain outputs. However, applicable voltages to input pins depend on the power (V_{CC}) voltage of this LSI.




Figure 23.1 Block Diagram of I²C Bus Interface




Figure 23.2 I²C Bus Interface Connections (Example: This Chip as Master)

23.1.3 Pin Configuration

Table 23.1 summarizes the input/output pins used by the I²C bus interface.

Table 23.1 I²C Bus Interface Pins

Channel	Name	Abbrev.*	I/O	Function
0	Serial clock pin	SCL0	Input/output	IIC0 serial clock input/output
	Serial data pin	SDA0	Input/output	IIC0 serial data input/output
	Formatless serial clock pin	SYNCl	Input	IIC0 formatless serial clock input
1	Serial clock pin	SCL1	Input/output	IIC1 serial clock input/output
	Serial data pin	SDA1	Input/output	IIC1 serial data input/output

Note: * In this section, channel numbers in the abbreviated register names are omitted; SCL0 and SCL1 are collectively referred to as SCL, and SDA0 and SDA1 as SDA.

23.1.4 Register Configuration

Table 23.2 summarizes the registers of the I²C bus interface.

Table 23.2 Register Configuration

Channel	Name	Abbrev.	R/W	Initial Value	Address ^{*1}
0	I ² C bus control register	ICCR0	R/W	H'01	H'D0E8
	I ² C bus status register	ICSR0	R/W	H'00	H'D0E9
	I ² C bus data register	ICDR0	R/W	—	H'D0EE ^{*2}
	I ² C bus mode register	ICMR0	R/W	H'00	H'D0EF ^{*2}
	Slave address register	SAR0	R/W	H'00	H'D0EF ^{*2}
	Second slave address register	SARX0	R/W	H'01	H'D0EE ^{*2}
1	I ² C bus control register	ICCR1	R/W	H'01	H'D158
	I ² C bus status register	ICSR1	R/W	H'00	H'D159
	I ² C bus data register	ICDR1	R/W	—	H'D15E ^{*2}
	I ² C bus mode register	ICMR1	R/W	H'00	H'D15F ^{*2}
	Slave address register	SAR1	R/W	H'00	H'D15F ^{*2}
	Second slave address register	SARX1	R/W	H'01	H'D15E ^{*2}
0 and 1	DDC switch register	DDCSWR	R/W	H'0F	H'D0E5
	Module stop control register	MSTPCRH	R/W	H'FF	H'FFEC
		MSTPCRL		H'FF	H'FFED

Notes: 1. Lower 16 bits of the address.

2. The registers that can be read from or written to depend on the ICE bit in the I²C bus control register. The slave address registers can be accessed when ICE = 0, and the I²C bus mode registers can be accessed when ICE = 1.

23.2 Register Descriptions

23.2.1 I²C Bus Data Register (ICDR)

Bit :	7	6	5	4	3	2	1	0
	ICDR7	ICDR6	ICDR5	ICDR4	ICDR3	ICDR2	ICDR1	ICDR0
Initial value :	—	—	—	—	—	—	—	—
R/W :	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

ICDRR

Bit :	7	6	5	4	3	2	1	0
	ICDRR7	ICDRR6	ICDRR5	ICDRR4	ICDRR3	ICDRR2	ICDRR1	ICDRR0
Initial value :	—	—	—	—	—	—	—	—
R/W :	R	R	R	R	R	R	R	R

ICDRS

Bit :	7	6	5	4	3	2	1	0
	ICDRS7	ICDRS6	ICDRS5	ICDRS4	ICDRS3	ICDRS2	ICDRS1	ICDRS0
Initial value :	—	—	—	—	—	—	—	—
R/W :	—	—	—	—	—	—	—	—

ICDRT

Bit :	7	6	5	4	3	2	1	0
	ICDRT7	ICDRT6	ICDRT5	ICDRT4	ICDRT3	ICDRT2	ICDRT1	ICDRT0
Initial value :	—	—	—	—	—	—	—	—
R/W :	W	W	W	W	W	W	W	W

TDRE, RDRF (Internal flag)

Bit :	—	—
	TDRE	RDRF
Initial value :	0	0
R/W :	—	—

ICDR is an 8-bit readable/writable register that is used as a transmit data register when transmitting and a receive data register when receiving. ICDR is divided internally into a shift register (ICDRS), receive buffer (ICDRR), and transmit buffer (ICDRT). ICDRS cannot be read or written by the CPU, ICDRR is read-only, and ICDRT is write-only. Data transfers among the three registers are performed automatically in coordination with changes in the bus state, and affect the status of internal flags such as TDRE and RDRF.

If IIC is in transmit mode and the next data is in ICDRT (the TDRE flag is 0) following transmission/reception of one frame of data using ICDRS, data is transferred automatically from ICDRT to ICDRS. If IIC is in receive mode and no previous data remains in ICDRR (the RDRF flag is 0) following transmission/reception of one frame of data using ICDRS, data is transferred automatically from ICDRS to ICDRR.

If the number of bits in a frame, excluding the acknowledge bit, is less than 8, transmit data and receive data are stored differently. Transmit data should be written justified toward the MSB side when MLS = 0, and toward the LSB side when MLS = 1. Receive data bits read from the LSB side should be treated as valid when MLS = 0, and bits read from the MSB side when MLS = 1. ICDR is assigned to the same address as SARX, and can be written and read only when the ICE bit is set to 1 in ICCR.

The value of ICDR is undefined after a reset.

The TDRE and RDRF flags are set and cleared under the conditions shown below. Setting the TDRE and RDRF flags affects the status of the interrupt flags.

TDRE	Description
0	The next transmit data is in ICDR (ICDRT), or transmission cannot be started [Clearing conditions] (Initial value) 1. When transmit data is written in ICDR (ICDRT) in transmit mode (TRS = 1) 2. When a stop condition is detected in the bus line state after a stop condition is issued with the I²C bus format or serial format selected 3. When a stop condition is detected with the I²C bus format selected 4. In receive mode (TRS = 0) (A 0 write to TRS during transfer is valid after reception of a frame containing an acknowledge bit)
1	The next transmit data can be written in ICDR (ICDRT) [Setting conditions] 1. In transmit mode (TRS = 1), when a start condition is detected in the bus line state after a start condition is issued in master mode with the I²C bus format or serial format selected 2. In transmit mode (TRS = 1) when formatless transfer is selected 3. When data is transferred from ICDRT to ICDRS (Data transfer from ICDRT to ICDRS when TRS = 1 and TDRE = 0, and ICDRS is empty) 4. When a switch is made from receive mode (TRS = 0) to transmit mode (TRS = 1) after detection of a start condition

RDRF	Description
0	The data in ICDR (ICDRR) is invalid (Initial value) [Clearing condition] When ICDR (ICDRR) receive data is read in receive mode
1	The ICDR (ICDRR) receive data can be read [Setting condition] When data is transferred from ICDRS to ICDRR (Data transfer from ICDRS to ICDRR in case of normal termination with TRS = 0 and RDRF = 0)

23.2.2 Slave Address Register (SAR)

Bit :	7	6	5	4	3	2	1	0
	SVA6	SVA5	SVA4	SVA3	SVA2	SVA1	SVA0	FS
Initial value :	0	0	0	0	0	0	0	0
R/W :	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

SAR is an 8-bit readable/writable register that stores the slave address and selects the communication format. When the chip is in slave mode (and the addressing format is selected), if the upper 7 bits of SAR match the upper 7 bits of the first frame received after a start condition, the chip operates as the slave device specified by the master device. SAR is assigned to the same address as ICMR, and can be written and read only when the ICE bit is cleared to 0 in ICCR. SAR is initialized to H'00 by a reset.

Bits 7 to 1—Slave Address (SVA6 to SVA0): Set a unique address in bits SVA6 to SVA0, differing from the addresses of other slave devices connected to the I²C bus.

Bit 0—Format Select (FS): Used together with the FSX bit in SARX and the SW bit in DDCSWR to select the communication format.

- I²C bus format: addressing format with acknowledge bit
- Synchronous serial format: non-addressing format without acknowledge bit, for master mode only
- Formatless transfer (only for channel 0): non-addressing with or without an acknowledge bit and without detection of start or stop condition, for slave mode only.

The FS bit also specifies whether or not SAR slave address recognition is performed in slave mode.

DDCSWR Bit 6	SAR Bit 0	SARX Bit 0	Operating Mode
0	0	0	I ² C bus format • SAR and SARX slave addresses recognized
		1	I ² C bus format (Initial value) • SAR slave address recognized • SARX slave address ignored
	1	0	I ² C bus format • SAR slave address ignored • SARX slave address recognized
		1	Synchronous serial format • SAR and SARX slave addresses ignored
1	0	0	Formatless transfer (start and stop conditions are not detected) • With acknowledge bit
		1	
	1	0	Formatless transfer* (start and stop conditions are not detected) • Without acknowledge bit
		1	

Note: * Do not use this setting when automatically switching the mode from formatless transfer to I²C bus format by setting DDCSWR.

23.2.3 Second Slave Address Register (SARX)

Bit :	7	6	5	4	3	2	1	0
	SVAX6	SVAX5	SVAX4	SVAX3	SVAX2	SVAX1	SVAX0	FSX
Initial value :	0	0	0	0	0	0	0	1
R/W :	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

SARX is an 8-bit readable/writable register that stores the second slave address and selects the communication format. When the chip is in slave mode (and the addressing format is selected), if the upper 7 bits of SARX match the upper 7 bits of the first frame received after a start condition, the chip operates as the slave device specified by the master device. SARX is assigned to the same address as ICDR, and can be written and read only when the ICE bit is cleared to 0 in ICCR. SARX is initialized to H'01 by a reset and in hardware standby mode.

Bits 7 to 1—Second Slave Address (SVAX6 to SVAX0): Set a unique address in bits SVAX6 to SVAX0, differing from the addresses of other slave devices connected to the I²C bus.

Bit 0—Format Select X (FSX): Used together with the FSX bit in SARX and the SW bit in DDCSWR to select the communication format.

- I²C bus format: addressing format with acknowledge bit
- Synchronous serial format: non-addressing format without acknowledge bit, for master mode only
- Formatless transfer: non-addressing with or without an acknowledge bit and without detection of start or stop condition, for slave mode only.

The FSX bit also specifies whether or not SARX slave address recognition is performed in slave mode. For details, see the description of the FS bit in section 23.2.2, Slave Address Register (SAR).

23.2.4 I²C Bus Mode Register (ICMR)

Bit :	7	6	5	4	3	2	1	0
	MLS	WAIT	CKS2	CKS1	CKS0	BC2	BC1	BC0
Initial value :	0	0	0	0	0	0	0	0
R/W :	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

ICMR is an 8-bit readable/writable register that selects whether the MSB or LSB is transferred first, performs master mode wait control, and selects the master mode transfer clock frequency and the transfer bit count. ICMR is assigned to the same address as SAR. ICMR can be written and read only when the ICE bit is set to 1 in ICCR. ICMR is initialized to H'00 by a reset.

Bit 7—MSB-First/LSB-First Select (MLS): Selects whether data is transferred MSB-first or LSB-first. If the number of bits in a frame, excluding the acknowledge bit, is less than 8, transmit data and receive data are stored differently. Transmit data should be written justified toward the MSB side when MLS = 0, and toward the LSB side when MLS = 1. Receive data bits read from the LSB side should be treated as valid when MLS = 0, and bits read from the MSB side when MLS = 1. Do not set this bit to 1 when the I²C bus format is used.

Bit 7

MLS	Description
0	MSB-first (Initial value)
1	LSB-first

Bit 6—Wait Insertion Bit (WAIT)

Selects whether to insert a wait between the transfer of data and the acknowledge bit, in master mode with the I²C bus format. When WAIT is set to 1, after the fall of the clock for the final data bit, the IRIC flag is set to 1 in ICCR, and a wait state begins (with SCL at the low level). When the IRIC flag is cleared to 0 in ICCR, the wait ends and the acknowledge bit is transferred. If WAIT is cleared to 0, data and acknowledge bits are transferred consecutively with no wait inserted.

The IRIC flag in ICCR is set to 1 on completion of the acknowledge bit transfer, regardless of the WAIT setting.

The setting of this bit is invalid in slave mode.

Bit 6

WAIT	Description
0	Data and acknowledge bits transferred consecutively (Initial value)
1	Wait inserted between data and acknowledge bits

Bits 5 to 3—Transfer Clock Select (CKS2 to CKS0): These bits, together with the IICX1 bit (for channel 1) or IICX0 bit (for channel 0) in STCR, select the serial clock frequency in master mode. They should be set according to the required transfer rate.

STCR						
Bits 5, 6	Bit 5	Bit 4	Bit 3	Transfer Rate		
IICX	CKS2	CKS1	CKS0	Clock	$\phi = 8 \text{ MHz}$	$\phi = 10 \text{ MHz}$
0	0	0	0	$\phi/28$	286 kHz	357 kHz
			1	$\phi/40$	200 kHz	250 kHz
		1	0	$\phi/48$	167 kHz	208 kHz
			1	$\phi/64$	125 kHz	156 kHz
	1	0	0	$\phi/80$	100 kHz	125 kHz
			1	$\phi/100$	80.0 kHz	100 kHz
		1	0	$\phi/112$	71.4 kHz	89.3 kHz
			1	$\phi/128$	62.5 kHz	78.1 kHz
1	0	0	0	$\phi/56$	143 kHz	179 kHz
			1	$\phi/80$	100 kHz	125 kHz
		1	0	$\phi/96$	83.3 kHz	104 kHz
			1	$\phi/128$	62.5 kHz	78.1 kHz
	1	0	0	$\phi/160$	50.0 kHz	62.5 kHz
			1	$\phi/200$	40.0 kHz	50.0 kHz
		1	0	$\phi/224$	35.7 kHz	44.6 kHz
			1	$\phi/256$	31.3 kHz	39.1 kHz

Bits 2 to 0—Bit Counter (BC2 to BC0): Bits BC2 to BC0 specify the number of bits to be transferred next. With the I²C bus format (when the FS bit in SAR or the FSX bit in SARX is 0), the data is transferred with one addition acknowledge bit. Bit BC2 to BC0 settings should be made during an interval between transfer frames. If bits BC2 to BC0 are set to a value other than 000, the setting should be made while the SCL line is low.

The bit counter is initialized to 000 by a reset and when a start condition is detected. The value returns to 000 at the end of a data transfer, including the acknowledge bit.

Bit 2	Bit 1	Bit 0	Bits/Frame	
BC2	BC1	BC0	Synchronous Serial Format	I ² C Bus Format
0	0	0	8	9 (Initial value)
		1	1	2
	1	0	2	3
		1	3	4
1	0	0	4	5
		1	5	6
	1	0	6	7
		1	7	8

23.2.5 I²C Bus Control Register (ICCR)

Bit :	7	6	5	4	3	2	1	0
	ICE	IEIC	MST	TRS	ACKE	BBSY	IRIC	SCP
Initial value :	0	0	0	0	0	0	0	1
R/W :	R/W	R/W	R/W	R/W	R/W	R/W	R/(W)*	W

Note: * Only 0 can be written to clear the flag.

ICCR is an 8-bit readable/writable register that enables or disables the I²C bus interface, enables or disables interrupts, selects master or slave mode and transmission or reception, enables or disables acknowledgement, confirms the I²C bus interface bus status, issues start/stop conditions, and performs interrupt flag confirmation.
ICCR is initialized to H'01 by a reset.

Bit 7—I²C Bus Interface Enable (ICE): Selects whether or not the I²C bus interface is to be used. When ICE is set to 1, port pins function as SCL and SDA input/output pins and transfer operations are enabled. When ICE is cleared to 0, the IIC stops and its internal status is initialized. The SAR and SARX registers can be accessed when ICE is 0. The ICMR and ICDR registers can be accessed when ICE is 1.

Bit 7

ICE	Description
0	I ² C bus interface module disabled, with SCL and SDA signal pins set to port function The internal status of the IIC is initialized SAR and SARX can be accessed (Initial value)
1	I ² C bus interface module enabled for transfer operations (pins SCL and SCA are driving the bus) ICMR and ICDR can be accessed

Bit 6—I²C Bus Interface Interrupt Enable (IEIC): Enables or disables interrupts from the I²C bus interface to the CPU.

Bit 6

IEIC	Description
0	Interrupts disabled (Initial value)
1	Interrupts enabled

Bits 5 and 4—Master/Slave Select (MST) and Transmit/Receive Select (TRS): MST selects whether the I²C bus interface operates in master mode or slave mode.

TRS selects whether the I²C bus interface operates in transmit mode or receive mode.

In master mode with the I²C bus format, when arbitration is lost, MST and TRS are both reset by hardware, causing a transition to slave receive mode. In slave receive mode with the addressing format (FS = 0 or FSX = 0), hardware automatically selects transmit or receive mode according to the R/W bit in the first frame after a start condition.

Modification of the TRS bit during transfer is deferred until transfer of the frame containing the acknowledge bit is completed, and the changeover is made after completion of the transfer.

MST and TRS select the operating mode as follows.

Bit 5	Bit 4	Description
MST	TRS	
0	0	Slave receive mode (Initial value)
	1	Slave transmit mode
1	0	Master receive mode
	1	Master transmit mode

Bit 5	Description
MST	
0	Slave mode (Initial value) [Clearing conditions] 1. When 0 is written by software 2. When bus arbitration is lost after transmission is started in I ² C bus format master mode
1	Master mode [Setting conditions] 1. When 1 is written by software (in cases other than clearing condition 2) 2. When 1 is written in MST after reading MST = 0 (in case of clearing condition 2)

Bit 4

TRS	Description
0	Receive mode (Initial value) [Clearing conditions] 1. When 0 is written by software (in cases other than setting condition 3) 2. When 0 is written in TRS after reading TRS = 1 (in case of setting condition 3) 3. When bus arbitration is lost after transmission is started in I²C bus format master mode 4. When the SW bit in DDCSWR changes from 1 to 0
1	Transmit mode [Setting conditions] 1. When 1 is written by software (in cases other than clearing conditions 3) 2. When 1 is written in TRS after reading TRS = 0 (in case of clearing conditions 3) 3. When a 1 is received as the R/W bit of the first frame in I²C bus format slave mode

Bit 3—Acknowledge Bit Judgement Selection (ACKE): Specifies whether the value of the acknowledge bit returned from the receiving device when using the I²C bus format is to be ignored and continuous transfer is performed, or transfer is to be aborted and error handling, etc., performed if the acknowledge bit is 1. When the ACKE bit is 0, the value of the received acknowledge bit is not indicated by the ACKB bit, which is always 0.

When the ACKE bit is 0, the TDRE, IRIC, and IRTR flags are set on completion of data transmission, regardless of the value of the acknowledge bit. When the ACKE bit is 1, the TDRE, IRIC, and IRTR flags are set on completion of data transmission when the acknowledge bit is 0, and the IRIC flag alone is set on completion of data transmission when the acknowledge bit is 1. Depending on the receiving device, the acknowledge bit may be significant, in indicating completion of processing of the received data, for instance, or may be fixed at 1 and have no significance.

Bit 3

ACKE	Description
0	The value of the acknowledge bit is ignored, and continuous transfer is performed (Initial value)
1	If the acknowledge bit is 1, continuous transfer is interrupted

Bit 2—Bus Busy (BBSY): The BBSY flag can be read to check whether the I²C bus (SCL, SDA) is busy or free. In master mode, this bit is also used to issue start and stop conditions.

A high-to-low transition of SDA while SCL is high is recognized as a start condition, setting BBSY to 1. A low-to-high transition of SDA while SCL is high is recognized as a stop condition, clearing BBSY to 0.

To issue a start condition, use a MOV instruction to write 1 in BBSY and 0 in SCP. A retransmit start condition is issued in the same way. To issue a stop condition, use a MOV instruction to write 0 in BBSY and 0 in SCP.

It is not possible to write to BBSY in slave mode; the I²C bus interface must be set to master transmit mode before issuing a start condition. MST and TRS should both be set to 1 before writing 1 in BBSY and 0 in SCP.

Bit 2

BBSY	Description
0	Bus is free [Clearing condition] When a stop condition is detected (Initial value)
1	Bus is busy [Setting condition] When a start condition is detected

Bit 1—I²C Bus Interface Interrupt Request Flag (IRIC): Indicates that the I²C bus interface has issued an interrupt request to the CPU. IRIC is set to 1 at the end of a data transfer, when a slave address or general call address is detected in slave receive mode, when bus arbitration is lost in master transmit mode, and when a stop condition is detected. IRIC is set at different times depending on the FS bit in SAR and the WAIT bit in ICMR. See section 23.3.6, IRIC Setting Timing and SCL Control. The conditions under which IRIC is set also differ depending on the setting of the ACKC bit in ICCR.

IRIC is cleared by reading IRIC after it has been set to 1, then writing 0 in IRIC.

When the DTC is used, IRIC is cleared automatically and transfer can be performed continuously without CPU intervention.

Bit 1		
IRIC	Description	
0	Waiting for transfer, or transfer in progress [Clearing condition] When 0 is written in IRIC after reading IRIC = 1	(Initial value)
(1)	Interrupt requested [Setting conditions] • I²C bus format master mode 1. When a start condition is detected in the bus line state after a start condition is issued (when the TDRE flag is set to 1 because of first frame transmission) 2. When a wait is inserted between the data and acknowledge bit when WAIT = 1 3. At the end of data transfer (when the TDRE or RDRF flag is set to 1) 4. When a slave address is received after bus arbitration is lost (when the AL flag is set to 1) 5. When 1 is received as the acknowledge bit when the ACKE bit is 1 (when the ACKB bit is set to 1) • I²C bus format slave mode 1. When the slave address (SVA, SVAX) matches (when the AAS and AASX flags are set to 1) and at the end of data transfer up to the subsequent retransmission start condition or stop condition detection (when the TDRE or RDRF flag is set to 1) 2. When the general call address is detected (when the ADZ flag is set to 1) and at the end of data transfer up to the subsequent retransmission start condition or stop condition detection (when the TDRE or RDRF flag is set to 1) 3. When 1 is received as the acknowledge bit when the ACKE bit is 1 (when the ACKB bit is set to 1) 4. When a stop condition is detected (when the STOP or ESTP flag is set to 1) • Synchronous serial format 1. At the end of data transfer (when the TDRE or RDRF flag is set to 1) 2. When a start condition is detected with serial format selected • When a condition, other than the above, that sets the TDRE or RDRF flag to 1 is detected	

When, with the I²C bus format selected, IRIC is set to 1 and an interrupt is generated, other flags must be checked in order to identify the source that set IRIC to 1. Although each source has a corresponding flag, caution is needed at the end of a transfer.

When the TDRE or RDRF internal flag is set, the readable IRTR flag may or may not be set. The IRTR flag (the DTC start request flag) is not set at the end of a data transfer up to detection of a retransmission start condition or stop condition after a slave address (SVA) or general call address match in I²C bus format slave mode.

Even when the IRIC flag and IRTR flag are set, the TDRE or RDRF internal flag may not be set. The IRIC and IRTR flags are not cleared at the end of the specified number of transfers in continuous transfer using the DTC. The TDRE or RDRF flag is cleared, however, since the specified number of ICDR reads or writes have been completed.

Table 23.3 shows the relationship between the flags and the transfer states.

Note: * This LSI does not incorporate DTC.

Table 23.3 Flags and Transfer States

MST	TRS	BBSY	ESTP	STOP	IRTR	AASX	AL	AAS	ADZ	ACKB	State
1/0	1/0	0	0	0	0	0	0	0	0	0	Idle state (flag clearing required)
1	1	0	0	0	0	0	0	0	0	0	Start condition issuance
1	1	1	0	0	1	0	0	0	0	0	Start condition established
1	1/0	1	0	0	0	0	0	0	0	0/1	Master mode wait
1	1/0	1	0	0	1	0	0	0	0	0/1	Master mode transmit/receive end
0	0	1	0	0	0	1/0	1	1/0	1/0	0	Arbitration lost
0	0	1	0	0	0	0	0	1	0	0	SAR match by first frame in slave mode
0	0	1	0	0	0	0	0	1	1	0	General call address match
0	0	1	0	0	0	1	0	0	0	0	SARX match
0	1/0	1	0	0	0	0	0	0	0	0/1	Slave mode transmit/receive end (except after SARX match)
0	1/0	1	0	0	1	1	0	0	0	0	Slave mode transmit/receive end (after SARX match)
0	1	1	0	0	0	1	0	0	0	1	
0	1/0	0	1/0	1/0	0	0	0	0	0	0/1	Stop condition detected

Bit 0—Start Condition/Stop Condition Prohibit (SCP): Controls the issuing of start and stop conditions in master mode. To issue a start condition, write 1 in BBSY and 0 in SCP. A retransmit start condition is issued in the same way. To issue a stop condition, write 0 in BBSY and 0 in SCP. This bit is always read as 1. If 1 is written, the data is not stored.

Bit 0

SCP	Description
0	Writing 0 issues a start or stop condition, in combination with the BBSY flag
1	Reading always returns a value of 1 (Initial value) Writing is ignored

23.2.6 I²C Bus Status Register (ICSR)

Bit :	7	6	5	4	3	2	1	0
	ESTP	STOP	IRTR	AASX	AL	AAS	ADZ	ACKB
Initial value :	0	0	0	0	0	0	0	0
R/W :	R/(W)*	R/(W)*	R/(W)*	R/(W)*	R/(W)*	R/(W)*	R/(W)*	R/W

Note: * Only 0 can be written to clear the flag.

ICSR is an 8-bit readable/writable register that performs flag confirmation and acknowledge confirmation and control.
ICSR is initialized to H'00 by a reset.

Bit 7—Error Stop Condition Detection Flag (ESTP): Indicates that a stop condition has been detected during frame transfer in I²C bus format slave mode.

Bit 7

ESTP	Description
0	No error stop condition (Initial value) [Clearing condition] 1. When 0 is written in ESTP after reading ESTP = 1 2. When the IRIC flag is cleared to 0
1	• In I ² C bus format slave mode: Error stop condition detected [Setting condition] When a stop condition is detected during frame transfer • In other modes: No meaning

Bit 6—Normal Stop Condition Detection Flag (STOP): Indicates that a stop condition has been detected after completion of frame transfer in I²C bus format slave mode.

Bit 6

STOP	Description
0	No normal stop condition (Initial value) [Clearing condition] 1. When 0 is written in STOP after reading STOP = 1 2. When the IRIC flag is cleared to 0
1	- In I²C bus format slave mode: Error stop condition detected [Setting condition] When a stop condition is detected after completion of frame transfer - In other modes: No meaning

Bit 5—I²C Bus Interface Continuous Transmission/Reception Interrupt Request Flag

(IRTR): Indicates that the I²C bus interface has issued an interrupt request to the CPU, and the source is completion of reception/transmission of one frame in continuous transmission/reception for which DTC activation is possible. When the IRTR flag is set to 1, the IRIC flag is also set to 1 at the same time.

IRTR flag setting is performed when the TDRE or RDRF flag is set to 1. IRTR is cleared by reading IRTR after it has been set to 1, then writing 0 in IRTR. IRTR is also cleared automatically when the IRIC flag is cleared to 0.

Note: * This LSI does not incorporate DTC.

Bit 5

IRTR	Description
0	Waiting for transfer, or transfer in progress (Initial value) [Clearing condition] 1. When 0 is written in IRTR after reading IRTR = 1 2. When the IRIC flag is cleared to 0
1	Continuous transfer state [Setting condition] - In I²C bus interface slave mode: When the TDRE or RDRF flag is set to 1 when AASX = 1 - In other modes: When the TDRE or RDRF flag is set to 1

Bit 4—Second Slave Address Recognition Flag (AASX): In I²C bus format slave receive mode, this flag is set to 1 if the first frame following a start condition matches bits SVAX6 to SVAX0 in SARX.

AASX is cleared by reading AASX after it has been set to 1, then writing 0 in AASX. AASX is also cleared automatically when a start condition is detected.

Bit 4

AASX	Description
0	Second slave address not recognized (Initial value) [Clearing condition] 1. When 0 is written in AASX after reading AASX = 1 2. When a start condition is detected 3. In master mode
1	Second slave address recognized [Setting condition] When the second slave address is detected in slave receive mode

Bit 3—Arbitration Lost (AL): This flag indicates that arbitration was lost in master mode. The I²C bus interface monitors the bus. When two or more master devices attempt to seize the bus at nearly the same time, if the I²C bus interface detects data differing from the data it sent, it sets AL to 1 to indicate that the bus has been taken by another master.

AL is cleared by reading AL after it has been set to 1, then writing 0 in AL. In addition, AL is reset automatically by write access to ICDR in transmit mode, or read access to ICDR in receive mode.

Bit 3

AL	Description
0	Bus arbitration won (Initial value) [Clearing conditions] 1. When ICDR data is written (transmit mode) or read (receive mode) 2. When 0 is written in AL after reading AL = 1
1	Arbitration lost [Setting conditions] 1. If the internal SDA and SDA pin disagree at the rise of SCL in master transmit mode 2. If the internal SCL line is high at the fall of SCL in master transmit mode

Bit 2—Slave Address Recognition Flag (AAS): In I²C bus format slave receive mode, this flag is set to 1 if the first frame following a start condition matches bits SVA6 to SVA0 in SAR, or if the general call address (H'00) is detected.

AAS is cleared by reading AAS after it has been set to 1, then writing 0 in AAS. In addition, AAS is reset automatically by write access to ICDR in transmit mode, or read access to ICDR in receive mode.

Bit 2

AAS	Description
0	Slave address or general call address not recognized (Initial value) [Clearing conditions] 1. When ICDR data is written (transmit mode) or read (receive mode) 2. When 0 is written in AAS after reading AAS = 1 3. In master mode
1	Slave address or general call address recognized [Setting condition] When the slave address or general call address is detected when FS = 0 in slave receive mode

Bit 1—General Call Address Recognition Flag (ADZ): In I²C bus format slave receive mode, this flag is set to 1 if the first frame following a start condition is the general call address (H'00). ADZ is cleared by reading ADZ after it has been set to 1, then writing 0 in ADZ. In addition, ADZ is reset automatically by write access to ICDR in transmit mode, or read access to ICDR in receive mode.

Bit 1

ADZ	Description
0	General call address not recognized (Initial value) [Clearing conditions] 1. When ICDR data is written (transmit mode) or read (receive mode) 2. When 0 is written in ADZ after reading ADZ = 1 3. In master mode
1	General call address recognized [Setting condition] If the general call address is detected when FSX = 0 or FS = 0 is selected in the slave receive mode.

Bit 0—Acknowledge Bit (ACKB): Stores acknowledge data. In transmit mode, after the receiving device receives data, it returns acknowledge data, and this data is loaded into ACKB. In receive mode, after data has been received, the acknowledge data set in this bit is sent to the transmitting device.

When this bit is read, in transmission (when TRS = 1), the value loaded from the bus line (returned by the receiving device) is read. In reception (when TRS = 0), the value set by internal software is read.

Bit 0

ACKB	Description
0	Receive mode: 0 is output at acknowledge output timing (Initial value) Transmit mode: Indicates that the receiving device has acknowledged the data (signal is 0)
1	Receive mode: 1 is output at acknowledge output timing Transmit mode: Indicates that the receiving device has not acknowledged the data (signal is 1)

23.2.7 Serial/Timer Control Register (STCR)

Bit :	7	6	5	4	3	2	1	0
	—	IICX1	IICX0	—	FLSHE	OSROME	—	—
Initial value :	0	0	0	0	0	0	0	0
R/W :	—	R/W	R/W	—	R/W	R/W	—	—

STCR is an 8-bit readable/writable register that controls the IIC operating mode.

STCR is initialized to H'00 by a reset.

Bit 7—Reserved: This bit cannot be modified and is always read as 0.

Bits 6 and 5—I²C Transfer Select 1, 0 (IICX1, 0): These bits, together with bits CKS2 to CKS0 in ICMR of IIC, select the transfer rate in master mode. For details, see section 23.2.4, I²C Bus Mode Register (ICMR).

Bit 3—Flash Memory Control Resister Enable (FLSHE): This bit selects the control resister of the flash memory. For details, refer to section 7.3.5, Serial Timer Control Resister (STCR).

Bit 2—OSD ROM Enable (OSROME): This bit controls the OSD ROM. For details, refer to section 7, ROM.

Bits 4 and 2 to 0—Reserved: These bits cannot be modified and are always read as 0.

23.2.8 DDC Switch Register (DDCSWR)

Bit :	7	6	5	4	3	2	1	0
	SWE	SW	IE	IF	CLR3	CLR2	CLR1	CLR0
Initial value :	0	0	0	0	1	1	1	1
R/W :	R/W	R/W	R/W	R/(W)*1	W*2	W*2	W*2	W*2

- Notes: 1. Only 0 can be written to clear the flag.
2. Always read as 1.

DDCSWR is an 8-bit read/write register that controls automatic format switching for IIC channel 0 and IIC internal latch clearing. DDCSWR is initialized to H'0F by a reset or in hardware standby mode.

Bit 7—DDC Mode Switch Enable (SWE): Enables or disables automatic switching from formatless transfer to I²C bus format transfer for IIC channel 0.

Bit 7

SWE	Description
0	Disables automatic switching from formatless transfer to I ² C bus format transfer for IIC channel 0. (Initial value)
1	Enables automatic switching from formatless transfer to I ² C bus format transfer for IIC channel 0.

Bit 6—DDC Mode Switch (SW): Selects formatless transfer or I²C bus format transfer for IIC channel 0.

Bit 6

SW	Description
0	I ² C bus format is selected for IIC channel 0. (Initial value) [Clearing conditions] 1. When 0 is written by software 2. When an SCL falling edge is detected when SWE = 1
1	Formatless transfer is selected for IIC channel 0. [Setting condition] When 1 is written after SW = 0 is read

Bit 5—DDC Mode Switch Interrupt Enable Bit (IE): Enables or disables an interrupt request to the CPU when the format for IIC channel 0 is automatically switched.

Bit 5

IE	Description
0	Disables an interrupt at automatic format switching (Initial value)
1	Enables an interrupt at automatic format switching

Bit 4—DDC Mode Switch Interrupt Flag (IF): Indicates the interrupt request to the CPU when the format for IIC channel 0 is automatically switched.

Bit 4

IF	Description
0	Interrupt has not been requested (Initial value) [Clearing condition] When 0 is written after IF = 1 is read
1	Interrupt has been requested [Setting condition] When an SCL falling edge is detected when SWE = 1

Bits 3 to 0—IIC Clear 3 to 0 (CLR3 to CLR0): Control the IIC0 and IIC1 initialization. These are write-only bits and are always read as 1.


Writing to these bits generates a clearing signal for the internal latch circuit which initializes the IIC status.

The data written to these bits are not held. When initializing the IIC, be sure to use the MOV instruction to write to all the CLR3 to CLR0 bits at the same time; do not use bit manipulation instructions such as BCLR.

When reinitializing the module status, the CLR3 to CLR0 bits must be rewritten.

Bit 3	Bit 2	Bit 1	Bit 0	
CLR3	CLR2	CLR1	CLR0	Description
0	0	—	—	This setting must not be used
	1	0	0	This setting must not be used
			1	IIC0 internal latch cleared
		1	0	IIC1 internal latch cleared
			1	IIC 0 and IIC1 internal latches cleared
1	—	—	—	This setting is invalid

23.2.9 Module Stop Control Register (MSTPCR)



MSTPCR comprises two 8-bit readable/writable registers, and is used to perform module stop mode control.

When the corresponding bit in MSTPCR is set to 1, operation of the corresponding IIC channel is halted at the end of the bus cycle, and a transition is made to module stop mode. For details, see section 4.5, Module Stop Mode.

MSTPCR is initialized to H'FFFF by a reset. It is not initialized in standby mode.

MSTPCRL Bit 7—Module Stop (MSTP7): Specifies the module stop mode for IIC channel 0.

MSTPCRL

Bit 7

MSTP7	Description
0	Module stop mode for IIC channel 0 is cleared
1	Module stop mode for IIC channel 0 is set (Initial value)

MSTPCRL Bit 6—Module Stop (MSTP6): Specifies the module stop mode for IIC channel 1.

MSTPCRL

Bit 6

MSTP6	Description
0	Module stop mode for IIC channel 1 is cleared
1	Module stop mode for IIC channel 1 is set (Initial value)

23.3 Operation

23.3.1 I²C Bus Data Format

The I²C bus interface has serial and I²C bus formats.

The I²C bus formats are addressing formats with an acknowledge bit. These are shown in figures 23.3(1) and (2). The first frame following a start condition always consists of 8 bits. Formatless transfer can be selected only for IIC channel 0. The formatless transfer data is shown in figure 23.3 (3).

The serial format is a non-addressing format with no acknowledge bit. This is shown in figure 23.4.

Figure 23.5 shows the I²C bus timing.

The symbols used in figures 23.3 to 23.5 are explained in table 23.4.




Figure 23.3 I²C Bus Data Formats (I²C Bus Formats)

FS = 1 and FSX = 1




Figure 23.4 I²C Bus Data Format (Serial Format)




Figure 23.5 I²C Bus Timing

Table 23.4 I²C Bus Data Format Symbols

Symbol	Description
S	Start condition. The master device drives SDA from high to low while SCL is high
SLA	Slave address, by which the master device selects a slave device
R/W	Indicates the direction of data transfer: from the slave device to the master device when R/W is 1, or from the master device to the slave device when R/W is 0
A	Acknowledge. The receiving device (the slave in master transmit mode, or the master in master receive mode) drives SDA low to acknowledge a transfer
DATA	Transferred data. The bit length is set by bits BC2 to BC0 in ICMR. The MSB-first or LSB-first format is selected by bit MLS in ICMR
P	Stop condition. The master device drives SDA from low to high while SCL is high

23.3.2 Master Transmit Operation

In master transmit mode, the master device outputs the transmit clock and transmit data, and the slave device returns an acknowledge signal. The transmit procedure and operations in master transmit mode are described below.

1. Set bit ICE in ICCR to 1. Set bits MLS, WAIT, and CKS2 to CKS0 in ICMR, and bit IICX in STCR, according to the operating mode.
2. Read the BBSY flag in ICCR, check that the bus is free, then set MST and TRS to 1 in ICCR to select master transmit mode. After that, write 1 in BBSY and 0 in SCP. This generates a start condition by causing a high-to-low transition of SDA while SCL is high. As a result, the

TDRE internal flag is set to 1 and the IRIC and IRTR flags are also set to 1. If IEIC is set to 1 in ICCR, a CPU interrupt is requested.

3. If bit FS is 0 in SAR or bit FSX is 0 in SARX, the first frame following the start condition contains a 7-bit slave address and indicates the transmit/receive direction. Write data (slave address + $R/\overline{W}$) to ICDR. At this time, the TDRE internal flag is cleared to 0. The written address data is transferred to ICDRS, and the TDRE internal flag is set to 1 again. Clear IRIC flag to 0 so that the end of transfer can be determined. The master device outputs the written data together with a sequence of transmit clock pulses at the timing shown in figure 23.6. The selected slave device (the device with the matching slave address) drives SDA low at the ninth transmit clock pulse to acknowledge the data.
4. When one frame of data has been transmitted, the IRIC flag is set to 1 in ICCR at the rise of the ninth transmit clock pulse. After one frame has been transferred, if the TDRE internal flag is 1, SCL is automatically brought to the low level in synchronization with the internal clock and held low.
5. When another data is to be sent, write it in ICDR. After making sure that the data has been sent to ICDRS and the TDRE flag is set to 1, clear the IRIC flag to 0. Transmission of the next frame is turned on in synchronization with the internal clock.

Steps 4 and 5 can be repeated to transmit data continuously. To end the transmission, clear IRIC, write dummy data in ICDR after making sure that the last data has been sent (the next transmission data is not present on ICDRT yet). Then, write 0 in BBSY and 0 in ICCR when IRIC is set again. This generates a stop condition by causing a low-to-high transition of SDA while SCL is high.




Figure 23.6 Example of Timing in Master Transmit Mode (MLS = WAIT = 0)

When continuously transmitting data,

6. Clear IRIC flag to 0 before startup of the 9th transmit clock of the data being transmitted, and then write the next transmit data in ICDR.
7. 1 frame data transmission ends, and upon startup of the 9th transmit clock, IRIC flag in ICCR is set to 1. At the same time, the next transmit data written in ICDR (ICDRT) is transferred to ICDRS, the flag in TDRE is set to 1, then the next frame transmission is executed, being synchronized with the internal clock.

Steps 6 and 7 can be repeated to transmit data continuously. (See figure 23.7.)




Figure 23.7 Example of Continuous Transmission Timing in Master Transmit Mode (MLS = WAIT = 0)

23.3.3 Master Receive Operation

In master receive mode, the master device outputs the receive clock, receives data, and returns an acknowledge signal. The slave device transmits the data. The receive procedure and operations in master receive mode are described below.

1. Clear TRS to 0 in ICCR to switch from transmit mode to receive mode.
2. Read ICDR to start receiving (dummy data read). When ICDR is read, a receive clock is output in synchronization with the internal clock, and data is received.
At the ninth clock pulse the master device drives SDA low to acknowledge the data.
3. When one frame of data has been received, the IRIC flag is set to 1 in ICCR at the rise of the ninth receive clock pulse. If IEIC is set to 1 in ICCR, a CPU interrupt is requested. If the RDRF internal flag is 0 at this time, it is set to 1, and continuous reception is performed. If reception of the next frame is completed before the ICDR read and IRIC flag clearing in step 4, SCL is automatically brought to the low level in synchronization with the internal clock and held low.
4. Read ICDR and clear IRIC to 0 in ICCR. At this time, RDRF flag is cleared to 0.

Steps 3 and 4 can be repeated to receive data continuously. At the time the mode is first switched from master transmit mode to master receive mode and reception has just started, RDRF internal flag is cleared to 0, therefore data reception of the next frame is automatically started. To stop receiving, TRS bit must be set to 1 before startup of the next frame receive clock.

To stop receiving, set TRS to 1, read ICDR, then write 0 in BBSY and 0 in SCP in ICCR. This generates a stop condition by causing a low-to-high transition of SDA while SCL is high.




Figure 23.8 Example of Timing in Master Receive Mode (MLS = WAIT = ACKB = 0)

23.3.4 Slave Receive Operation

In slave receive mode, the master device outputs the transmit clock and transmit data, and the slave device returns an acknowledge signal. The receive procedure and operations in slave receive mode are described below.

1. Set bit ICE in ICCR to 1. Set bits MLS in ICMR and bits MST and TRS in ICCR according to the operating mode.
2. A start condition output by the master device sets the BBSY flag to 1 in ICCR.
3. After the slave device detects the start condition, if the first frame matches its slave address, it functions as the slave device designated as the master device. If the 8th bit data ($R/\overline{W}$) is 0, TRS bit in ICCR remains 0 and executes slave receive operation.
4. At the ninth clock pulse of the receive frame, the slave device drives SDA low to acknowledge the transfer. At the same time, the IRIC flag is set to 1 in ICCR. If IEIC is 1 in ICCR, a CPU interrupt is requested. If the RDRF internal flag is 0, it is set to 1 and continuous reception is performed. If the RDRF internal flag is 1, the slave device holds SCL low from the fall of the receive clock until it has read the data in ICDR.
5. Read ICDR and clear IRIC to 0 in ICCR. At this time, the RDRF flag is cleared to 0.

Steps 4 and 5 can be repeated to receive data continuously. When a stop condition is detected (a low-to-high transition of SDA while SCL is high), the BBSY flag is cleared to 0 in ICCR.




Figure 23.9 Example of Timing in Slave Receive Mode (MLS = ACKB = 0)




Figure 23.10 Example of Timing in Slave Receive Mode (MLS = ACKB = 0)

23.3.5 Slave Transmit Operation

In slave transmit mode, the slave device outputs the transmit data, and the master device outputs the transmit clock and returns an acknowledge signal. The transmit procedure and operations in slave transmit mode are described below.

1. Set bit ICE in ICCR to 1. Set bits MLS in ICMR and bits MST and TRS in ICCR according to the operating mode.
2. After the slave device detects a start condition, if the first frame matches its slave address, at the ninth clock pulse the slave device drives SDA low to acknowledge the transfer. At the same time, the IRIC flag is set to 1 in ICCR, and if the IEIC bit in ICCR is set to 1 at this time, an interrupt request is sent to the CPU. If the eighth data bit ($R/\overline{W}$) is 1, the TRS bit is set to 1 in ICCR, automatically causing a transition to slave transmit mode. The slave device holds SCL low from the fall of the transmit clock until data is written in ICDR.
3. Clear the IRIC flag to 0, then write data in ICDR. The written data is transferred to ICDRS, and the TDRE internal flag and the IRIC and IRTR flags are set to 1 again. Clear IRIC to 0, then write the next data in ICDR. The slave device outputs the written data serially in step with the clock output by the master device, with the timing shown in figure 23.11.
4. When one frame of data has been transmitted, at the rise of the ninth transmit clock pulse IRIC is set to 1 in ICCR. If the TDRE internal flag is 1, the slave device holds SCL low from the fall of the transmit clock until data is written in ICDR. The master device drives SDA low at the ninth clock pulse to acknowledge the data. The acknowledge signal is stored in the ACKB bit in ICSR, and can be used to check whether the transfer was carried out normally. If TDRE internal flag is set to 0, the data written in ICDR is transferred to ICDRS, then transmission starts and TDRE internal flag and IRIC and IRTR flags are all set to 1 again.
5. To continue transmitting, clear IRIC to 0, then write the next transmit data in ICDR. At this time, the TDRE internal flag is cleared to 0.

Steps 4 and 5 can be repeated to transmit continuously. To end the transmission, write H'FF in ICDR. When a stop condition is detected (a low-to-high transition of SDA while SCL is high), the BBSY flag will be cleared to 0 in ICCR.





Figure 23.11 Example of Timing in Slave Transmit Mode (MLS = 0)


23.3.6 IRIC Setting Timing and SCL Control

The interrupt request flag (IRIC) is set at different times depending on the WAIT bit in ICMR, the FS bit in SAR, and the FSX bit in SARX. If the TDRE or RDRF internal flag is set to 1, SCL is automatically held low after one frame has been transferred; this timing is synchronized with the internal clock. Figure 23.12 shows the IRIC set timing and SCL control.

(a) When WAIT = 0, and FS = 0 or FSX = 0 (I²C bus format, no wait)



(b) When WAIT = 1, and FS = 0 or FSX = 0 (I²C bus format, wait inserted)



(c) When FS = 1 and FSX = 1 (synchronous serial format)




Figure 23.12 IRIC Setting Timing and SCL Control

23.3.7 Automatic Switching from Formatless Transfer to I²C Bus Format Transfer

Setting the SW bit in DDCSWR to 1 selects the IIC0 formatless transfer operation. When an SCL falling edge is detected, the operating mode automatically switches from formatless transfer to I²C bus format transfer (slave mode). For automatic switching to be possible, the following four conditions must be observed:

1. The same data pin (SDA) is used in common for formatless transfer and I²C bus format transfer.
2. Separate clock pins are used for formatless transfer and I²C bus format transfer (SYNC1 for formatless, and SCL for I²C bus format)
3. The SCL pin is kept high during formatless transfer.
4. Register bits other than the TRS bit in ICCR are set to appropriate values so that I²C bus format transfer can be performed.

The operating mode is automatically switched from formatless transfer to I²C bus format transfer when an SCL falling edge is detected and the SW bit in DDCSWR is automatically cleared to 0. To switch the mode from I²C bus format transfer to formatless transfer, set the SW bit to 1 by software.

During formatless transfer, do not modify the bits that control the I²C bus interface operating mode, such as the MSL or TRS bit. When switching from the I²C bus format transfer to formatless transfer, specify the formatless transfer direction (transmit or receive) by setting or clearing the TRS bit, then set the SW bit to 1. After the automatic switching from formatless transfer to I²C bus format transfer (slave mode), the TRS bit is automatically cleared to 0 to enter the slave address receive wait state.

If an SCL falling edge is detected during formatless transfer, the IIC does not wait for the stop condition but switches the operating mode immediately.

23.3.8 Noise Canceler

The logic levels at the SCL and SDA pins are routed through noise cancelers before being latched internally. Figure 23.13 shows a block diagram of the noise canceler circuit.

The noise canceler consists of two cascaded latches and a match detector. The SCL (or SDA) input signal is sampled on the system clock, but is not passed forward to the next circuit unless the outputs of both latches agree. If they do not agree, the previous value is held.





Figure 23.13 Block Diagram of Noise Canceler

23.3.9 Sample Flowcharts

Figures 23.14 to 23.17 show sample flowcharts for using the I²C bus interface in each mode.



- [1] Test the status of the SCL and SDA lines.
- [2] Select master transmit mode.
- [3] Generate a start condition.
- [4] Set transmit data for the first byte (slave address + R/W).
- [5] Wait for 1 byte to be transmitted.
- [6] Test for acknowledgement by the designated slave device.
- [7] Set transmit data for the second and subsequent bytes.
- [8] Wait for 1 byte to be transmitted.
- [9] Test for end of transfer.
- [10] Generate a stop condition.

Figure 23.14 Flowchart for Master Transmit Mode (Example)





Figure 23.15 Flowchart for Master Receive Mode (Example)



- [1] Select slave receive mode.
- [2] Wait for 1 byte to be received (slave address)
- [3] Start receiving. The first read is a dummy read.
- [4] Wait for the transfer to end.
- [5] Set acknowledge data for the last receive.
- [6] Start the last receive.
- [7] Wait for the transfer to end.
- [8] Read the last receive data.

Figure 23.16 Flowchart for Slave Transmit Mode (Example)




Figure 23.17 Flowchart for Slave Receive Mode (Example)

23.3.10 Initializing Internal Status

The IIC can forcibly initialize the IIC internal status when a dead lock occurs during communication. Initialization is enabled by (1) setting the CLR3 to CLR0 bits in DDCCSWR, or (2) clearing the ICE bit. For details on CLR3 to CLR0 settings, refer to section 23.2.8, DDC Switch Register (DDCCSWR).

(1) Initialized Status

This function initializes the following:

- TDRE and RDRF internal flags
- Transmit/receive sequencer and internal clock counter
- Internal latches (wait, clock, or data output) which holds the levels output from the SCL and SDA pins

This function does not initialize the following:

- Register contents (ICDR, SAR, SARX, ICMR, ICCR, ICSR, DDCCSWR, and STCR)

- Internal latches which holds the register read information to set or clear the flags in ICMR, ICCR, ICSR, and DDCCSWR
- Bit counter (BC2 to BC0) value in ICMR
- Sources of interrupts generated (interrupts that has been transferred to the interrupt controller)

(2) Notes on Initialization

- Interrupt flags and interrupt sources are not cleared; clear them by software if necessary.
- Other register flags cannot be assumed to be cleared, either; clear them by software if necessary.
- When initialization is specified by the DDCCSWR settings, the data written to the CLR3 to CLR0 bits are not held. When initializing the IIC, be sure to use the MOV instruction to write to all the CLR3 to CLR0 bits at the same time; do not use bit manipulation instructions such as BCLR. When reinitializing the module status, all the CLR3 to CLR0 bits must be rewritten to at the same time.
- If a flag is cleared during transfer, the IIC module stops transfer immediately, and releases the control of the SCL and SDA pins. Before starting again, set the registers to appropriate values to make a correct communication if necessary.

This module initializing function does not modify the BBSY bit value, but in some cases, depending on the SCL and SDA pin status and the release timing, the signal waveforms at the SCL and SDA pins may indicate the stop condition, and accordingly the BBSY bit may be cleared. Other bits or flags may be affected in the same way by module initialization.

To avoid these problems, take the following procedure to initialize the IIC:

1. Initialize the IIC by setting the CLR3 to CLR0 bits or the ICE bit.
2. Execute a stop condition issuing instruction to clear the BBSY bit to 0 (writing 0 to BBSY and SCP), and wait for two cycles of the transfer clock.
3. Initialize the IIC again by setting the CLR3 to CLR0 bits or the ICE bit.
4. Set the registers in IIC to appropriate values.

23.4 Usage Notes

1. In master mode, if an instruction to generate a start condition is immediately followed by an instruction to generate a stop condition, neither condition will be output correctly. To output consecutive start and stop conditions, after issuing the instruction that generates the start condition, read the relevant ports, check that SCL and SDA are both low, then issue the instruction that generates the stop condition. Note that the SCL may briefly remain at a high level immediately after BBSY is cleared to 0.
2. Either of the following two conditions will start the next transfer. Pay attention to these conditions when reading or writing to ICDR.
 - a. Write access to ICDR when ICE = 1 and TRS = 1 (including automatic transfer from ICDRT to ICDRS)
 - b. Read access to ICDR when ICE = 1 and TRS = 0 (including automatic transfer from ICDRS to ICDRR)
3. Table 23.5 shows the timing of SCL and SDA output in synchronization with the internal clock. Timings on the bus are determined by the rise and fall times of signals affected by the bus load capacitance, series resistance, and parallel resistance.

Table 23.5 I²C Bus Timing (SCL and SDA Output)

Item	Symbol	Output Timing	Unit	Notes
SCL output cycle time	t_{SCLO}	$28t_{cyc}$ to $256t_{cyc}$	ns	Figure 30.9 (reference)
SCL output high pulse width	t_{SCLHO}	$0.5t_{SCLO}$	ns	
SCL output low pulse width	t_{SCLOO}	$0.5t_{SCLO}$	ns	
SDA output bus free time	t_{BUFO}	$0.5t_{SCLO} - 1t_{cyc}$	ns	
Start condition output hold time	t_{STAH0}	$0.5t_{SCLO} - 1t_{cyc}$	ns	
Retransmission start condition output setup time	t_{STAS0}	$1t_{SCLO}$	ns	
Stop condition output setup time	t_{STOS0}	$0.5t_{SCLO} + 2t_{cyc}$	ns	
Data output setup time (master)	t_{SDAS0}	$1t_{SCLOO} - 3t_{cyc}$	ns	
Data output setup time (slave)		$1t_{SCLL} - (6t_{cyc} \text{ or } 12t_{cyc}^*)$	ns	
Data output hold time	t_{SDAHO}	$3t_{cyc}$	ns	

Note: * $6t_{cyc}$ when IICX is 0, $12t_{cyc}$ when 1.

4. SCL and SDA input is sampled in synchronization with the internal clock. The AC timing therefore depends on the system clock cycle t_{cyc} , as shown in table 30.6 in section 30, Electrical Characteristics. Note that the I²C bus interface AC timing specifications will not be met with a system clock frequency of less than 5 MHz.

5. The I²C bus interface specification for the SCL rise time t_{sr} is under 1000 ns (300 ns for high-speed mode). In master mode, the I²C bus interface monitors the SCL line and synchronizes one bit at a time during communication. If t_{sr} (the time for SCL to go from low to V_{IH}) exceeds the time determined by the input clock of the I²C bus interface, the high period of SCL is extended. The SCL rise time is determined by the pull-up resistance and load capacitance of the SCL line. To insure proper operation at the set transfer rate, adjust the pull-up resistance and load capacitance so that the SCL rise time does not exceed the values given in table 23.6.

Table 23.6 Permissible SCL Rise Time (t_{sr}) Values

IICX	t_{cyc} Indication	Time Indication [ns]			
			I ² C Bus Specification (Max.)	$\phi = 8 \text{ MHz}$	$\phi = 10 \text{ MHz}$
0	$7.5t_{cyc}$	Normal mode	1000	937	750
		High-speed mode	300	←	←
1	$17.5t_{cyc}$	Normal mode	1000	←	←
		High-speed mode	300	←	←

6. The I²C bus interface specifications for the SCL and SDA rise and fall times are under 1000 ns and 300 ns. The I²C bus interface SCL and SDA output timing is prescribed by t_{scyc} , as shown in table 23.5. However, because of the rise and fall times, the I²C bus interface specifications may not be satisfied at the maximum transfer rate. Table 23.7 shows output timing calculations for different operating frequencies, including the worst-case influence of rise and fall times.

t_{BUFO} fails to meet the I²C bus interface specifications at any frequency. The solution is either (a) to provide coding to secure the necessary interval (approximately 1 μ s) between issuance of a stop condition and issuance of a start condition, or (b) to select devices whose input timing permits this output timing for use as slave devices connected to the I²C bus.

t_{SCLLO} in high-speed mode and t_{STASO} in standard mode fail to satisfy the I²C bus interface specifications for worst-case calculations of t_{sr}/t_{sf} . Possible solutions that should be investigated include (a) adjusting the rise and fall times by means of a pull-up resistor and capacitive load, (b) reducing the transfer rate to meet the specifications, or (c) selecting devices whose input timing permits this output timing for use as slave devices connected to the I²C bus.

7. Precautions on reading ICDR at the end of master receive mode

When terminating the master receive mode, set TRS bit to 1, and select "write" for ICCR BBSY = 0 and SCP = 0. This forces to move SDA from low to high level when SCL is at high level, thereby generating the stop condition.

Now you can read received data from ICDR. If, however, any data is remaining on the buffer, received data on ICDRS is not transferred to ICDR, thus you won't be able to read the second byte data.

When it is required to read the second byte data, issue the stop condition from the master receive state (TRS bit is 0).

Before reading data from ICDR register, make sure that BBSY bit on ICCR register is 0, stop condition is generated and bus is made free.

If you try to read received data after the stop condition issue instruction (setting ICCR's BBSY = 0 and SCP = 0 to write) has been executed but before the actual stop condition is generated, clock may not be appropriately signaled when the next master sending mode is turned on.

Thus, reasonable care is needed for determining when to read the received data.

After the master receive is complete, if you want to re-write IIC control bit (such as clearing MST bit) for switching the sending/receiving mode or modifying settings, it must be done during period (a) indicated in figure 23.18 (after making sure ICCR register BBSY bit is cleared to 0).




Figure 23.18 Precautions on Reading the Master Receive Data

Table 23.7 I²C Bus Timing (with Maximum Influence of t_{sr}/t_{sf})

Item	t_{cyc} Indication	Time Indication (at Maximum Transfer Rate) [ns]				
			t_{sr}/t_{sf} Influence (Max.)	I ² C Bus Specification (Min.)	$\phi = 8 \text{ MHz}$	$\phi = 10 \text{ MHz}$
t_{SCLHO}	$0.5t_{SCLO}$ ($-t_{sr}$)	Normal mode	-1000	4000	←	←
		High-speed mode	-300	600	←	←
t_{SCLLO}	$0.5t_{SCLO}$ ($-t_{sf}$)	Normal mode	-250	4700	←	←
		High-speed mode	-250	1300	←	←
t_{BUFO}	$0.5t_{SCLO} - 1t_{cyc}$ ($-t_{sr}$)	Normal mode	-1000	4700	3875 ^{*1}	3900 ^{*1}
		High-speed mode	-300	1300	825 ^{*1}	850 ^{*1}
t_{STAHO}	$0.5t_{SCLO} - 1t_{cyc}$ ($-t_{sf}$)	Normal mode	-250	4000	4625	4650
		High-speed mode	-250	600	875	900
t_{STASO}	$1t_{SCLO}$ ($-t_{sr}$)	Normal mode	-1000	4700	9000	9000
		High-speed mode	-300	600	2200	2200
t_{STOSO}	$0.5t_{SCLO} + 2t_{cyc}$ ($-t_{sf}$)	Normal mode	-1000	4000	4250	4200
		High-speed mode	-300	600	1200	1150
t_{SDASO} (master)	$1t_{SCLLO}^{*3} - 3t_{cyc}$ ($-t_{sr}$)	Normal mode	-1000	250	3325	3400
		High-speed mode	-300	100	625	700
t_{SDASO} (slave)	$1t_{SCLL}^{*3} - 12t_{cyc}^{*2}$ ($-t_{sr}$)	Normal mode	-1000	250	2200	2500
		High-speed mode	-300	100	-500 ^{*1}	-200 ^{*1}
t_{SDAHO}	$3t_{cyc}$	Normal mode	0	0	375	300
		High-speed mode	0	0	↑	↑

- Notes: 1. Does not meet the I²C bus interface specification. Remedial action such as the following is necessary: (a) secure a start/stop condition issuance interval; (b) adjust the rise and fall times by means of a pull-up resistor and capacitive load; (c) reduce the transfer rate; (d) select slave devices whose input timing permits this output timing. The values in the above table will vary depending on the settings of the IICX bit and bits CKS0 to CKS2. Depending on the frequency it may not be possible to achieve the maximum transfer rate; therefore, whether or not the I²C bus interface specifications are met must be determined in accordance with the actual setting conditions.
2. Value when the IICX bit is set to 1. When the IICX bit is cleared to 0, the value is ($t_{SCLL} - 6t_{cyc}$).
3. Calculated using the I²C bus specification values (standard mode: 4700 ns min.; high-speed mode: 1300 ns min.).

Section 24 A/D Converter

24.1 Overview

This LSI incorporates a 10-bit successive-approximations A/D converter that allows up to 12 analog input channels to be selected.

24.1.1 Features

A/D converter has the following features.

- 10-bit resolution
- 12 input channels
- Sample and hold function
- Choice of software, hardware (internal signal) triggering or external triggering for A/D conversion start.
- A/D conversion end interrupt request generation

24.1.2 Block Diagram

Figure 24.1 shows a block diagram of the A/D converter.




Figure 24.1 Block Diagram of A/D Converter

24.1.3 Pin Configuration

Table 24.1 summarizes the input pins used by the A/D converter.

Table 24.1 A/D Converter Pins

Name	Abbrev.	I/O	Function
Analog power supply pin	AV_{cc}	Input	Analog block power supply and A/D conversion reference voltage
Analog ground pin	AV_{ss}	Input	Analog block ground and A/D conversion reference voltage
Analog input pin 0	AN0	Input	Analog input channel 0
Analog input pin 1	AN1	Input	Analog input channel 1
Analog input pin 2	AN2	Input	Analog input channel 2
Analog input pin 3	AN3	Input	Analog input channel 3
Analog input pin 4	AN4	Input	Analog input channel 4
Analog input pin 5	AN5	Input	Analog input channel 5
Analog input pin 6	AN6	Input	Analog input channel 6
Analog input pin 7	AN7	Input	Analog input channel 7
Analog input pin 8	AN8	Input	Analog input channel 8
Analog input pin 9	AN9	Input	Analog input channel 9
Analog input pin A	ANA	Input	Analog input channel A
Analog input pin B	ANB	Input	Analog input channel B
A/D external trigger input pin	$\overline{ADTRG}$	Input	External trigger input for starting A/D conversion

24.1.4 Register Configuration

Table 24.2 summarizes the registers of the A/D converter.

Table 24.2 A/D Converter Registers

Name	Abbrev.	R/W	Size	Initial Value	Address ²
Software trigger A/D result register H	ADRH	R	Byte	H'00	H'D130
Software trigger A/D result register L	ADRL	R	Byte	H'00	H'D131
Hardware trigger A/D result register H	AHRH	R	Byte	H'00	H'D132
Hardware trigger A/D result register L	AHRL	R	Byte	H'00	H'D133
A/D control register	ADCR	R/W	Byte	H'40	H'D134
A/D control/status register	ADCSR	R (W) ¹	Byte	H'01	H'D135
A/D trigger selection register	ADTSR	R/W	Byte	H'FC	H'D136
Port mode register 0	PMR0	R/W	Byte	H'00	H'FFCD

Notes: 1. Only 0 can be written in bits 7 and 6, to clear the flag. Bits 3 to 1 are read-only.
2. Lower 16 bits of the address.

24.2 Register Descriptions

24.2.1 Software-Triggered A/D Result Register (ADR)

ADRH								ADRL								
Bit :	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	ADR9	ADR8	ADR7	ADR6	ADR5	ADR4	ADR3	ADR2	ADR1	ADR0	—	—	—	—	—	—
Initial value :	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W :	R	R	R	R	R	R	R	R	R	R	—	—	—	—	—	—

The software-triggered A/D result register (ADR) is a register that stores the result of an A/D conversion started by software.

The A/D-converted data is 10-bit data. Upon completion of software-triggered A/D conversion, the 10-bit result data is transferred to ADR and the data is retained until the next software-triggered A/D conversion completion. The upper 8 bits of the data are stored in the upper bytes (bits 15 to 8) of ADR, and the lower 2 bits are stored in the lower bytes (bits 7 and 6). Bits 5 to 0 are always read as 0.

ADR can be read by the CPU at any time, but the ADR value during A/D conversion is not fixed. The upper bytes can always be read directly, but the data in the lower bytes is transferred via a temporary register (TEMP). For details, see section 24.3, Interface to Bus Master.

ADR is a 16-bit read-only register which is initialized to H'0000 at a reset, and in module stop mode, standby mode, watch mode, subactive mode and subsleep mode.

24.2.2 Hardware-Triggered A/D Result Register (AHR)

AHRH								AHL								
Bit :	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	AHR9	AHR8	AHR7	AHR6	AHR5	AHR4	AHR3	AHR2	AHR1	AHR0	—	—	—	—	—	—
Initial value :	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W :	R	R	R	R	R	R	R	R	R	R	—	—	—	—	—	—

The hardware-triggered A/D result register (AHR) is a register that stores the result of an A/D conversion started by hardware (internal signal: ADTRG and DFG) or by external trigger input ($\overline{\text{ADTRG}}$).

The A/D-converted data is 10-bit data. Upon completion of hardware- or external-triggered A/D conversion, the 10-bit result data is transferred to AHR and the data is retained until the next hardware- or external- triggered A/D conversion completion. The upper 8 bits of the data are stored in the upper bytes (bits 15 to 8) of AHR, and the lower 2 bits are stored in the lower bytes (bits 7 and 6). Bits 5 to 0 are always read as 0.

AHR can be read by the CPU at any time, but the AHR value during A/D conversion is not fixed. The upper bytes can always be read directly, but the data in the lower bytes is transferred via a temporary register (TEMP). For details, see section 24.3, Interface to Bus Master. AHR is a 16-bit read-only register which is initialized to H'0000 at a reset, and in module stop mode, standby mode, watch mode, subactive mode and subsleep mode.

24.2.3 A/D Control Register (ADCR)

Bit :	7	6	5	4	3	2	1	0
	CK	—	HCH1	HCH0	SCH3	SCH2	SCH1	SCH0
Initial value :	0	1	0	0	0	0	0	0
R/W :	R/W	—	R/W	R/W	R/W	R/W	R/W	R/W

ADCR is a register that sets A/D conversion speed and selects analog input channel. When executing ADCR setting, make sure that the SST and HST flags in ADCSR is set to 0. ADCR is an 8-bit readable/writable register that is initialized to H'40 by a reset, and in module stop mode, standby mode, watch mode, subactive mode and subsleep mode.

Bit 7—Clock Select (CK): Sets A/D conversion speed.

Bit 7

CK	Description
0	Conversion frequency is 266 states (Initial value)
1	Conversion frequency is 134 states

Note: A/D conversion starts when 1 is written in SST, or when HST is set to 1. The conversion period is the time from when this start flag is set until the flag is cleared at the end of conversion. Actual sample-and-hold takes place (repeatedly) during the conversion frequency shown in figure 24.2.




Figure 24.2 Internal Operation of A/D Converter

Bit 6—Reserved: This bit cannot be modified and is always read as 1.

Bits 5 and 4—Hardware Channel Select (HCH1, HCH0): These bits select the analog input channel that is converted by hardware triggering or triggering by an external input. Only channels AN8 to ANB are available for hardware- or external-triggered conversion.

Bit 5	Bit 4	
HCH1	HCH0	Analog Input Channel
0	0	AN8 (Initial value)
	1	AN9
1	0	ANA
	1	ANB

Bits 3 to 0—Software Channel Select (SCH3 to SCH0): These bits select the analog input channel that is converted by software triggering.

When channels AN0 to AN7 are used, appropriate pin settings must be made in port mode register 0 (PMR0). For pin settings, see section 24.2.6, Port Mode Register 0 (PMR0).

Bit 3	Bit 2	Bit 1	Bit 0	Analog Input Channel	
SCH3	SCH2	SCH1	SCH0		
0	0	0	0	AN0	(Initial value)
			1	AN1	
		1	0	AN2	
			1	AN3	
	1	0	0	AN4	
			1	AN5	
		1	0	AN6	
			1	AN7	
1	0	0	0	AN8	
			1	AN9	
		1	0	ANA	
			1	ANB	
	1	*	*	No channel selected for software-triggered conversion	

Notes: 1. If conversion is started by software when SCH3 to SCH0 are set to 11**, the conversion result is undetermined. Hardware- or external-triggered conversion, however, will be performed on the channel selected by HCH1 and HCH0.

2. * Don't care.

24.2.4 A/D Control/Status Register (ADCSR)

Bit :	7	6	5	4	3	2	1	0
	SEND	HEND	ADIE	SST	HST	BUSY	SCNL	—
Initial value :	0	0	0	0	0	0	0	1
R/W :	R/(W)*	R/(W)*	R/W	R/W	R	R	R	—

Note: * Only 0 can be written to bits 7 and 6, to clear the flag.

The A/D status register (ADCSR) is an 8-bit register that can be used to start or stop A/D conversion, or check the status of the A/D converter.

A/D conversion starts when 1 is written in SST flag. A/D conversion can also start by setting HST flag to 1 by hardware- or external-triggering.

For ADTRG start by HSW timing generator in hardware triggering, see section 26.4, HSW (Head-switch) Timing Generator.

When conversion ends, the converted data is stored in the software-triggered A/D result register (ADR) or hardware-triggered A/D result register (AHR), and the SST or HST bit is cleared to 0.

If software-triggering and hardware- or external-triggering are generated at the same time, priority is given to hardware- or external-triggering.

ADCSR is an 8-bit register which is initialized to H'01 by a reset, and in module stop mode, standby mode, watch mode, subactive mode and subsleep mode.

Bit 7—Software A/D End Flag (SEND): Indicates the end of A/D conversion.

Bit 7

SEND	Description
0	[Clearing Conditions] (Initial value) 0 is written after reading 1
1	[Setting Conditions] Software-triggered A/D conversion has ended

Bit 6—Hardware A/D End Flag (HEND): Indicates that hardware- or external-triggered A/D conversion has ended.

Bit 6

HEND	Description
0	[Clearing Conditions] (Initial value) 0 is written after reading 1
1	[Setting Conditions] Hardware- or external-triggered A/D conversion has ended

Bit 5—A/D Interrupt Enable (ADIE): Selects enable or disable of interrupt (ADI) generation upon A/D conversion end.

Bit 5

ADIE	Description
0	Interrupt (ADI) upon A/D conversion end is disabled (Initial value)
1	Interrupt (ADI) upon A/D conversion end is enabled

Bit 4—Software A/D Start Flag (SST): Indicates or controls the start and end of software-triggered A/D conversion. This bit remains 1 during software-triggered A/D conversion. When 0 is written in this bit, software-triggered A/D conversion operation can forcibly be aborted.

Bit 4

SST	Description
0	Read: Indicates that software-triggered A/D conversion has ended or been stopped (Initial value)
	Write: Software-triggered A/D conversion is aborted
1	Read: Indicates that software-triggered A/D conversion is in progress
	Write: Starts software-triggered A/D conversion

Bit 3—Hardware A/D Status Flag (HST): Indicates the status of hardware- or external-triggered A/D conversion. When 0 is written in this bit, A/D conversion is aborted regardless of whether it was hardware-triggered or external-triggered.

Bit 5

HST	Description
0	Read: Hardware- or external-triggered A/D conversion is not in progress (Initial value)
	Write: Hardware- or external-triggered A/D conversion is aborted
1	Hardware- or external-triggered A/D conversion is in progress

Bit 2—Busy Flag (BUSY): During hardware- or external-triggered A/D conversion, if software attempts to start A/D conversion by writing to the SST bit, the SST bit is not modified and instead the BUSY flag is set to 1.

This flag is cleared when the hardware-triggered A/D result register (AHR) is read.

Bit 2

BUSY	Description
0	No contention for A/D conversion (Initial value)
1	Indicates an attempt to execute software-triggered A/D conversion while hardware- or external-triggered A/D conversion was in progress

Bit 1—Software-Triggered Conversion Cancel Flag (SCNL): Indicates that software-triggered A/D conversion was canceled by the start of hardware-triggered A/D conversion.

This flag is cleared when A/D conversion is started by software.

Bit 1

SCNL	Description
0	No contention for A/D conversion (Initial value)
1	Indicates that software-triggered A/D conversion was canceled by the start of hardware-triggered A/D conversion

Bit 0—Reserved: This bit cannot be modified and is always read as 1.

24.2.5 Trigger Select Register (ADTSR)

Bit :	7	6	5	4	3	2	1	0
	—	—	—	—	—	—	TRGS1	TRGS0
Initial value :	1	1	1	1	1	1	0	0
R/W :	—	—	—	—	—	—	R/W	R/W

The trigger select register (ADTSR) selects hardware- or external-triggered A/D conversion start factor.

ADTSR is an 8-bit readable/writable register that is initialized to H'FC by a reset, and in module stop mode, standby mode, watch mode, subactive mode and subsleep mode.

Bits 7 to 2—Reserved: These bits cannot be modified and are always read as 1.

Bits 1 and 0—Trigger Select (TRGS1, TRGS0): These bits select hardware- or external-triggered A/D conversion start factor. Set these bits when A/D conversion is not in progress.

Bit 1	Bit 0	Description
TRGS1	TRGS0	
0	0	Hardware- or external-triggered A/D conversion is disabled (Initial value)
	1	Hardware-triggered (ADTRG) A/D conversion is selected
1	0	Hardware-triggered (DFG) A/D conversion is selected
	1	External-triggered (ADTRG) A/D conversion is selected

24.2.6 Port Mode Register 0 (PMR0)

Bit :	7	6	5	4	3	2	1	0
	PMR07	PMR06	PMR05	PMR04	PMR03	PMR02	PMR01	PMR00
Initial value :	0	0	0	0	0	0	0	0
R/W :	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Port mode register 0 (PMR0) controls switching of each pin function of port 0. Switching is specified for each bit.

PMR0 is an 8-bit readable/writable register and is initialized to H'00 by a reset.


Bits 7 to 0—P07/AN7 to P00/AN0 Pin Switching (PMR07 to PMR00): These bits set the P0n/ANn pin as the input pin for P0n or as the ANn pin for A/D conversion analog input channel.

Bit n

PMR0n	Description
0	P0n/ANn functions as a general-purpose input port (Initial value)
1	P0n/ANn functions as an analog input channel

(n = 7 to 0)

24.2.7 Module Stop Control Register (MSTPCR)



MSTPCR consists of 8-bit readable/writable registers and performs module stop mode control. When the MSTP2 bit in MSTPCR is set to 1, A/D converter operation stops at the end of the bus cycle and a transition is made to module stop mode. For details, see section 4.5, Module Stop Mode.

MSTPCR is initialized to H'FFFF by a reset

Bit 2—Module Stop (MSTP2): Specifies the A/D converter module stop mode.

MSTPCRL

Bit 2

MSTP2	Description
0	A/D converter module stop mode is cleared
1	A/D converter module stop mode is set (Initial value)

24.3 Interface to Bus Master

ADR and AHR are 16-bit registers, but the data bus to the bus master is only 8 bits wide. Therefore, in accesses by the bus master, the upper byte is accessed directly, but the lower byte is accessed via a temporary register (TEMP).

A data reading from ADR and AHR is performed as follows. When the upper byte is read, the upper byte value is transferred to the CPU and the lower byte value is transferred to TEMP. Next, when the lower byte is read, the TEMP contents are transferred to the CPU.

When reading ADR and AHR, always read the upper byte before the lower byte. It is possible to read only the upper byte, but if only the lower byte is read, incorrect data may be obtained.

Figure 24.3 shows the data flow for ADR access. The data flow for AHR access is the same.




Figure 24.3 ADR Access Operation (Reading H'AA40)

24.4 Operation

The A/D converter operates by successive approximations with 10-bit resolution.

24.4.1 Software-Triggered A/D Conversion

A/D conversion starts when software sets the software A/D start flag (SST bit) to 1. The SST bit remains set to 1 during A/D conversion, and is automatically cleared to 0 when conversion ends. Conversion can be software-triggered on any of the 12 channels provided by analog input pins AN0 to ANB. Bits SCH3 to SCH0 in ADCR select the analog input pin used for software-triggered A/D conversion. Pins AN8 to ANB are also available for hardware- or external-triggered conversion.

When conversion ends, SEND flag in ADCSR bit is set to 1. If ADIE bit in ADCSR is also set to 1, an A/D conversion end interrupt occurs.

If the conversion time or input channel selection in ADCR needs to be changed during A/D conversion, to avoid malfunctions, first clear the SST bit to 0 to halt A/D conversion.

If software writes 1 in the SST bit to start software-triggered conversion while hardware- or external-triggered conversion is in progress, the hardware- or external-triggered conversion has priority and the software-triggered conversion is not executed. At this time, BUSY flag in ADCSR is set to 1. The BUSY flag is cleared to 0 when the hardware-triggered A/D result register (AHR) is read. If conversion is triggered by hardware while software-triggered conversion is in progress, the software-triggered conversion is immediately canceled and the SST flag is cleared to 0, and SCNL flag in ADCSR is set to 1. The SCNL flag is cleared when software writes 1 in the SST bit to start conversion after the hardware-triggered conversion ends.

24.4.2 Hardware- or External-Triggered A/D Conversion

The system contains the hardware trigger function that allows to turn on A/D conversion at a specified timing by use of the hardware trigger (internal signals: ADTRG and DFG) and the incoming external trigger (ADTRG). This function can be used to measure an analog signal that varies in synchronization with an external signal at a fixed timing.

To execute hardware- or external-triggered A/D conversion, select appropriate start factor in TRGS1 and TRGS0 bits in ADTSR. When the selected triggering occurs, HST flag in ADCSR is set to 1 and A/D conversion starts. The HST flag remains 1 during A/D conversion, and is automatically cleared to 0 when conversion ends. For ADTRG start by HSW timing generator in hardware triggering, see section 26.4, HSW Timing Generator. Setting of the analog input pins on four channels from AN8 to ANB can be modified with the hardware trigger or the incoming external trigger. Setting is done from HCH1 and HCH0 bits on ADCR. Pins AN8 to ANB are also available for software-triggered conversion.

When conversion ends, HEND flag in ADCSR is set to 1. If ADIE bit in ADCSR is also set to 1, an A/D conversion end interrupt occurs.

If the conversion time or input channel selection in ADCR needs to be changed during A/D conversion, to avoid malfunctions, first clear the HST flag to 0 to halt A/D conversion.

If software writes 1 in the SST bit to start software-triggered conversion while hardware- or external-triggered conversion is in progress, the hardware- or external-triggered conversion has priority and the software-triggered conversion is not executed. At this time, BUSY flag in ADCSR is set to 1. The BUSY flag is cleared to 0 when the hardware-triggered A/D result register (AHR) is read.

If conversion is triggered by hardware while software-triggered conversion is in progress, the software-triggered conversion is immediately canceled and the SST flag is cleared to 0, and SCNL flag in ADCSR is set to 1 (the SCNL flag is cleared when software writes 1 in the SST bit to start conversion after the hardware-triggered conversion ends). The analog input channel changes automatically from the channel that was undergoing software-triggered conversion (selected by bits SCH3 to SCH0 in ADCR) to the channel selected by bits HCH1 and HCH0 in ADCR for hardware- or external-triggered conversion. After the hardware- or external-triggered conversion ends, the channel reverts to the channel selected by the software-triggered conversion channel select bits in ADCR.

Hardware- or external-triggered conversion has priority over software-triggered conversion, so the A/D interrupt-handling routine should check the SCNL and BUSY flags when it processes the converted data.

24.5 Interrupt Sources

When A/D conversion ends, SEND or HEND flag in ADCSR is set to 1. The A/D conversion end interrupt (ADI) can be enabled or disabled by ADIE bit in ADCSR.

Figure 24.4 shows the block diagram of A/D conversion end interrupt.




Figure 24.4 Block Diagram of A/D Conversion End Interrupt

Section 25 Address Trap Controller (ATC)

25.1 Overview

The address trap controller (ATC) is capable of generating interrupt by setting an address to trap, when the address set appears during bus cycle.

25.1.1 Features

Address to trap can be set independently at three points.

25.1.2 Block Diagram

Figure 25.1 shows a block diagram of the address trap controller.




Figure 25.1 Block Diagram of ATC

25.1.3 Register Configuration

Table 25.1 Register List

Name	Abbrev.	R/W	Initial Value	Address *
Address trap control register	ATCR	R/W	H'F8	H'FFB9
Trap address register 0	TAR0	R/W	H'F00000	H'FFB0 to H'FFB2
Trap address register 1	TAR1	R/W	H'F00000	H'FFB3 to H'FFB5
Trap address register 2	TAR2	R/W	H'F00000	H'FFB6 to H'FFB8

Note: * Lower 16 bits of the address.

25.2 Register Descriptions

25.2.1 Address Trap Control Register (ATCR)

Bit :	7	6	5	4	3	2	1	0
	—	—	—	—	—	TRC2	TRC1	TRC0
Initial value :	1	1	1	1	1	0	0	0
R/W :	—	—	—	—	—	R/W	R/W	R/W

Bits 7 to 3—Reserved: These bits cannot be modified and are always read as 1.

Bit 2—Trap Control 2 (TRC2): Sets ON/OFF operation of the address trap function 2.

Bit 2

TRC2	Description
0	Address trap function 2 disabled (Initial value)
1	Address trap function 2 enabled

Bit 1—Trap Control 1 (TRC1): Sets ON/OFF operation of the address trap function 1.

Bit 1

TRC1	Description
0	Address trap function 1 disabled (Initial value)
1	Address trap function 1 enabled

Bit 0—Trap Control 0 (TRC0): Sets ON/OFF operation of the address trap function 0.

Bit 0

TRC0	Description
0	Address trap function 0 disabled (Initial value)
1	Address trap function 0 enabled

25.2.2 Trap Address Register 2 to 0 (TAR2 to TAR0)

Bit :	7	6	5	4	3	2	1	0
	A23	A22	A21	A20	A19	A18	A17	A16
Initial value :	0	0	0	0	0	0	0	0
R/W :	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit :	7	6	5	4	3	2	1	0
	A15	A14	A13	A12	A11	A10	A9	A8
Initial value :	0	0	0	0	0	0	0	0
R/W :	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit :	7	6	5	4	3	2	1	0
	A7	A6	A5	A4	A3	A2	A1	—
Initial value :	0	0	0	0	0	0	0	0
R/W :	R/W	R/W	R/W	R/W	R/W	R/W	R/W	—

The TAR is composed of three 8-bit readable/writable registers (TARnA, B, and C)(n = 2 to 0)

The TAR sets the address to trap. The function of the TAR2 to TAR0 is the same.

The TAR is initialized to H'00 by a reset.

TARA bits 7 to 0: Addresses 23 to 16 (A23 to A16)

TARB bits 7 to 0: Addresses 15 to 8 (A15 to A8)

TARC bits 7 to 0: Addresses 7 to 1 (A7 to A1)

If the value installed in this register and internal address buses A23 to A1 match as a result of comparison, an interruption occurs.

For the address to trap, set to the address where the first byte of an instruction exists. In the case of other addresses, it may not be considered that the condition has been satisfied.

Bit 0 of this register is fixed at 0. The address to trap becomes an even address.

The range where comparison is made is H'000000 to H'FFFFFFE.

25.3 Precautions in Usage

Address trap interrupt arises 2 states after prefetching the trap address. Trap interrupt may occur after the trap instruction has been executed, depending on a combination of instructions immediately preceding the setting up of the address trap.

If the instruction to trap immediately follows the branch instruction or the conditional branch instruction, operation may differ, depending on whether the condition was satisfied or not, or the address to be stacked may be located at the branch. Figures 25.2 to 25.22 show specific operations.

For information as to where the next instruction prefetch occurs during the execution cycle of the instruction, see appendix A.5 of this manual or section 2.7 Bus State during Execution of Instruction of the H8S/2600 and H8S/2000 Series Programming Manual. (R:W NEXT is the next instruction prefetch.)

25.3.1 Basic Operations

After terminating the execution of the instruction being executed in the second state from the trap address prefetch, the address trap interrupt exception handling is started.

- 1. Figure 25.2 shows the operation when the instruction immediately preceding the trap address is that of 3 states or more of the execution cycle and the next instruction prefetch occurs in the state before the last 2 states. The address to be stacked is 0260.




Figure 25.2 Basic Operations (1)

2. Figure 25.3 shows the operation when the instruction immediately preceding the trap address is that of 2 states or more of the execution cycle and the next instruction prefetch occurs in the second state from the last. The address to be stacked is 0268.




Figure 25.3 Basic Operations (2)

3. Figure 25.4 shows the operation when the instruction immediately preceding the trap address is that of 1 state or 2 states or more and the prefetch occurs in the last state. The address to be stacked is 025C.




Figure 25.4 Basic Operations (3)

25.3.2 Enabling

The address trap function becomes valid after executing one instruction following the setting of the enable bit of the address trap control register (TRCR) to 1.

029C BSET #0, @TRCR

*029E MOV.W R0, R1

02A0 MOV.B R1L, R3H

02A2 NOP

02A4 CMP.W R0, R1

02A6 NOP

← After executing the MOV instruction, the address trap interrupt does not arise, and the next instruction is executed.

Note: * Trap setting address

Figure 25.5 Enabling

25.3.3 Bcc Instruction

- 1. When the condition is satisfied by Bcc instruction (8-bit displacement)

If the trap address is the next instruction to the Bcc instruction and the condition is satisfied by the Bcc instruction and then branched, transition is made to the address trap interrupt after executing the instruction at the branch. The address to be stacked is 02A8.




Figure 25.6 When the Condition Satisfied by Bcc Instruction (8-bit Displacement)

2. When the condition is not satisfied by Bcc instruction (8-bit displacement)

If the trap address is the next instruction to the Bcc instruction and the condition is not satisfied by the Bcc instruction and thus it fails to branch, transition is made to the address trap interrupt after executing the trap address instruction and prefetching the next instruction. The address to be stacked is 02A2.




Figure 25.7 When the Condition Not Satisfied by Bcc Instruction (8-bit Displacement)

3. When condition is not satisfied by Bcc instruction (16-bit displacement)

If the trap address is the next instruction to the Bcc instruction and the condition is not satisfied by the Bcc instruction and thus it fails to branch, transition is made to the address trap interrupt after executing the trap address instruction (if the trap address instruction is that of 2 states or more. If the instruction is that of 1 state, after executing two instructions). The address to be stacked is 02C0.




Figure 25.8 When the Condition Not Satisfied by Bcc Instruction (16-bit Displacement)

4. When the condition is not satisfied by Bcc instruction (Trap address at branch)

When the trap address is at the branch of the Bcc instruction and the condition is not satisfied by the Bcc instruction and thus it fails to branch, transition is made into the address trap interrupt after executing the next instruction (if the next instruction is that of 2 states or more. If the next instruction is that of 1 state, after executing two instructions). The address to be stacked is 0262.




**Figure 25.9 When the Condition Not Satisfied by Bcc Instruction
(Trap Address at Branch)**

25.3.4 BSR Instruction

1. BSR Instruction (8-bit displacement)

When the trap address is the next instruction to the BSR instruction and the addressing mode is an 8-bit displacement, transition is made to the address trap interrupt after prefetching the instruction at the branch. The address to be stacked is 02C2.




Figure 25.10 BSR Instruction (8-bit Displacement)

25.3.5 JSR Instruction

1. JSR Instruction (Register indirect)

When the trap address is the next instruction to the JSR instruction and the addressing mode is a register indirect, transition is made to the address trap interrupt after prefetching the instruction at the branch. The address to be stacked is 02C8.




Figure 25.11 JSR Instruction (Register Indirect)

2. JSR Instruction (Memory indirect)

When the trap address is the next instruction to the JSR instruction and the addressing mode is memory indirect, transition is made to the address trap interrupt after prefetching the instruction at the branch. The address to be stacked is 02EA.




Figure 25.12 JSR Instruction (Memory Indirect)

25.3.6 JMP Instruction

1. JMP Instruction (Register indirect)

When the trap address is the next instruction to the JMP instruction and the addressing mode is a register indirect, transition is made to the address trap interrupt after prefetching the instruction at the branch. The address to be stacked is 02AA.




Figure 25.13 JMP Instruction (Register Indirect)

2. JMP Instruction (Memory indirect)

When the trap address is the next instruction to the JMP instruction and the addressing mode is memory indirect, transition is made to the address trap interrupt after prefetching the instruction at the branch. The address to be stacked is 02E4.




Figure 25.14 JMP Instruction (Memory Indirect)

25.3.7 RTS Instruction

When the trap address is the next instruction to the RTS instruction, transition is made to the address trap interrupt after reading the CCR and PC from the stack and prefetching the instruction at the return location. The address to be stacked is 0298.




Figure 25.15 RTS Instruction

25.3.8 SLEEP Instruction

1. SLEEP Instruction 1

When the trap address is the SLEEP instruction and the instruction execution cycle immediately preceding the SLEEP instruction is that of 2 states or more and prefetch does not occur in the last state, the SLEEP instruction is not executed and transition is made to the address trap interrupt without going into SLEEP mode. The address to be stacked is 0274.




Figure 25.16 SLEEP Instruction (1)

2. SLEEP Instruction 2

When the trap address is the SLEEP instruction and the instruction execution cycle immediately preceding the SLEEP instruction is that of 1 state 2 states or more and prefetch occurs in the last state, this puts in the SLEEP mode after execution of the SLEEP instruction, and the SLEEP mode is cancelled by the address trap interrupt and transition is made to the exception handling. The address to be stacked is 0264.




Figure 25.17 SLEEP Instruction (2)

3. SLEEP Instruction 3

When the trap address is the next instruction to the SLEEP instruction, this puts in the SLEEP mode after execution of the SLEEP instruction, and the SLEEP mode is cancelled by the address trap interrupt and transition is made to the exception handling. The address to be stacked is 0282.




Figure 25.18 SLEEP Instruction (3)

4. SLEEP Instruction 4 (Standby or Watch Mode Setting)

When the trap address is the SLEEP instruction and the instruction immediately preceding the SLEEP instruction is that of 1 state or 2 states or more and prefetch occurs in the last state, this puts in the standby (watch) mode after execution of the SLEEP instruction. After that, if the standby (watch) mode is cancelled by the NMI interrupt, transition is made to NMI interrupt following the CCR and PC (at the address of 0266) stack saving and vector reading. However, if the address trap interrupt arises before starting execution of the NMI interrupt processing, transition is made to the address trap exception handling. The address to be stacked is the starting address of the NMI interrupt processing.




Figure 25.19 SLEEP Instruction (4) (Standby or Watch Mode Setting)

5. SLEEP Instruction 5 (Standby or Watch Mode Setting)

When the trap address is the next instruction to the SLEEP instruction, this puts in the standby (watch) mode after execution of the SLEEP instruction. After that, if the standby (watch) mode is cancelled by the NMI interruption, transition is made to the NMI interrupt following the CCR and PC (at the address of 0266) stack saving and vector reading. However, if the address trap interrupt arises before starting execution of the NMI interrupt processing, transition is made to the address trap exception handling. The address to be stacked is the starting address of the NMI interrupt processing.




Figure 25.20 SLEEP Instruction (5) (Standby or Watch Mode Setting)

25.3.9 Competing Interrupt


1. General Interrupt (Interrupt other than NMI)

When the ATC interrupt request is made at the timing in (1) (A) against the general interrupt request, the interruption appears to take place in the ATC at the timing earlier than usual, because higher priority is assigned to the ATC interrupt processing (Simultaneous interrupt with the general interrupt has no effect on processing). The address to be stacked is 029E. For comparison, the case where the trap address is set at 02A0 if no general interrupt request was made is shown in (2). The address to be stacked is 02A4.

```

0296 MOV.B R2L, @Port
029A NOP
029C NOP
029E NOP } Set one of these to the
02A0 NOP } trap address
02A2 NOP
02A4 NOP

```



```

0296 MOV.B R2L, @Port
029A NOP
029C NOP
029E NOP
02A0 NOP Trap address
02A2 NOP
Address to be stacked → 02A4 NOP

```




Figure 25.21 Competing Interrupt (General Interrupt)

2. In case of NMI

When the NMI interruption request is made at the timing in (1) (A) against the ATC interrupt request, the interrupt appears to take place in NMI at the timing earlier than usual, because higher priority is assigned to the NMI interrupt processing. The ATC interrupt processing starts after fetching the instruction at the starting address of the NMI interrupt processing. The address to be stacked is 02E0 for the NMI and 340 for the ATC.

When the ATC interrupt request is made at the timing in (2) (B) against the NMI interrupt request, the ATC interrupt processing starts after fetching the instruction at the starting address of the NMI interrupt processing. The address to be stacked is 02E6 for the NMI and 0340 for the ATC.




Figure 25.22 Competing Interrupt (In Case of NMI)

Section 26 Servo Circuits

26.1 Overview

26.1.1 Functions

Servo circuits for a video cassette recorder are included on-chip.

The functions of the servo circuits can be divided into four groups, as listed in table 26.1.

Table 26.1 Servo Circuit Functions

Group	Function	Description
(1) Input and output circuits	CTL I/O amplifier	Gain variable input amplifier Output amplifier with rewrite mode
	CFGDuty compensation input	Duty accuracy: $50\pm 2\%$ (Zero cross type comparator)
	DFG, DPG separation/overlap input	Overlap input available: Three-level input method, DFG noise mask function
	Reference signal generators	V compensation, field detection, external signal sync, V sync in REC mode, REF30 signal output to outside
	HSW timing generator	Head-switching signals, FIFO 20 stages Compatible with DFG counter soft-reset
	Four-head high-speed switching circuit for special playback	Chroma-rotary/head-amplifier switching output
	12-bit PWM	Improved speed of carrier frequency
	Frequency division circuit	With CFG mask, no CFG for phase or CTL mask
	Sync detection circuit	Noise count, field discrimination, Hsync compensation, Hsync detection noise mask
(2) Error detectors	Drum speed error detector	Lock detector function, pause at the counter overflow, R/W error latch register, limiter function
	Drum phase error detector	Latch signal selectable, R/W error latch register
	Capstan speed error detector	Lock detector function, pause at the counter overflow, R/W error latch register, limiter function
	Capstan phase error detector	R/W error latch register
	X-value adjustment and tracking adjustment circuit	(Separate setting available)
(3) Phase and gain compensation	Digital filter computation circuit	Computations performed automatically by hardware Output gain variable: $\times 2$ to $\times 64$ (exponents of 2) (Partial write in Z^{-1} (high-order 8 bits) available)
(4) Other circuits	Additional V signal circuit	Valid in special playback
	CTL circuit	Duty discrimination circuit, CTL head R/W control, compatible with wide aspect

26.1.2 Block Diagram

Figure 26.1 shows a block diagram of the servo circuits.




Figure 26.1 Block Diagram of Servo Circuits

26.2 Servo Port

26.2.1 Overview

This LSI is equipped with seventeen pins dedicated to the servo circuit and twenty-five pins multiplexed with general-purpose ports. It also has an input amplifier to amplify CTL signals, a CTL output amplifier, a CTL Schmitt comparator, and a CFG zero cross type comparator. The CTL input amplifier allows gain adjustment by software. DFG and DPG signals, which control the drum, can be input as separate signals or an overlapped signal.

SV1 and SV2 pins allow internal signals of the servo circuit to be output for monitoring. The signals to be output can be selected out of eight kinds of signals. See the description of Servo Monitor Control Register (SVMCR) in section 26.2.5, Register Description.

26.2.2 Block Diagram

1. DFG and DPG Input Circuit

The DFG and DPG input pins have on-chip Schmitt circuits. Figure 26.2 shows the input circuit of DFG and DPG.




Figure 26.2 Input Circuit of DFG and DPG

2. CFG Input Circuit

The CFG input pin has an amplifier and a zero cross type comparator. Figure 26.3 shows the input circuit of CFG.




Figure 26.3 CFG Input Circuit

3. CTL Input Circuit

The CTL input pin has an amplifier. Figure 26.4 shows the input circuit of CTL.




Figure 26.4 CTL Input Circuit

26.2.3 Pin Configuration

Table 26.2 shows the pin configuration of the servo circuit. P30, P31, and P81 to P87 are general-purpose ports. As for P3, P6, P7, and P8, see section 10, I/O Port.

Table 26.2 Pin Configuration

Name	Abbrev.	I/O	Function
Servo V _{cc} pin	SV _{cc}	Input	Power source pin for servo circuit
Servo V _{ss} pin	SV _{ss}	Input	Power source pin for servo circuit
Audio head switching pin	Audio FF	Output	Audio head switching signal output
Video head switching pin	Video FF	Output	Video head switching signal output
Capstan mix pin	CAPPWM	Output	12-bit PWM square wave output
Drum mix pin	DRMPWM	Output	12-bit PWM square wave output
Additional V pulse pin	Vpulse	Output	Additional V signal output
Color rotary signal output pin	P83/C.Rotary	I/O, Output	General-purpose port/control signal output port for processing color signals
Head amplifier switching pin	P84/H.Amp SW	I/O, Output	General-purpose port/pre-amplifier output selection signal input
Compare signal input pin	P85/COMP	I/O, Input	General-purpose port/pre-amplifier output result signal input
CTL (+) I/O pin	CTL (+)	I/O	CTL signal input/output
CTL (-) I/O pin	CTL (-)	I/O	CTL signal input/output
CTL Bias input pin	CTLBias	Input	CTL primary amplifier bias supply
CTL Amp (O) output pin	CTLAMP (O)	Output	CTL amplifier output
CTL SMT (I) input pin	CTLSMT (I)	Input	CTL Schmitt amplifier input
CTL FB input pin	CTLFB	Input	CTL amplifier high-range characteristics control
CTL REF output pin	CTLREF	Output	CTL amplifier reference voltage output
Capstan FG amplifier input pin	CFG	Input	CFG signal amplifier input
Drum FG input pin	DFG	Input	DFG signal input
Drum PG input pin	P87/DPG	I/O, Input	General-purpose port/DPG signal input
External CTL signal input pin	P82/EXCTL	I/O, Input	General-purpose port/external CTL signal input/
Composite sync signal input pin	Csync	Input	Composite sync signal input
External reference signal input pin	P86/EXTTRG	I/O, input	General-purpose port/external reference signal input
External capstan signal input pin	P81/EXCAP	I/O, input	General-purpose port/external capstan signal input
Servo monitor signal output pin 1	P30/SV1	I/O, output	General-purpose port/servo monitor signal output
Servo monitor signal output pin 2	P31/SV2	I/O, output	General-purpose port/servo monitor signal output
PPG output pin	P7n/PPGn	I/O, output	General-purpose port/PPG output
RTP output pin	P6n/RPn, P7n/RPn	I/O, output	General-purpose port/RTP output

26.2.4 Register Configuration

Table 26.3 shows the register configuration of the servo port section.

Table 26.3 Register Configuration

Name	Abbrev.	R/W	Size	Initial Value	Address
Servo port mode register	SPMR	R/W	Byte	H'5F	H'D0A0
Servo monitor control register	SVMCR	R/W	Byte	H'C0	H'D0A3
CTL gain control register	CTLGR	R/W	Byte	H'C0	H'D0A4

26.2.5 Register Description

Servo Port Mode Register (SPMR)

Bit :	7	6	5	4	3	2	1	0
	CTLSTOP	—	CFGCOMP	—	—	—	—	—
Initial value :	0	1	0	1	1	1	1	1
R/W :	R/W	—	R/W	—	—	—	—	—

SPMR is an 8-bit read/write register that switches the CFG input system. It is initialized to H'5F by a reset or in stand-by mode.

Bit 7—CTLSTOP Bit (CTLSTOP) : Controls whether the CTL circuit is operated or stopped.

Bit 7

CTLSTOP	Description
0	CTL circuit operates (Initial value)
1	CTL circuit stops operation

Bit 6—Reserved: Cannot be modified and is always read as 1.

Bit 5—CFG Input System Switching Bit (CFGCOMP) : Selects whether the CFG input signal system is set to the zero cross type comparator system or digital signal input system.

Bit 5

CFGCOMP	Description
0	CFG signal input system is set to the zero cross type comparator system. (Initial value)
1	CFG signal input system is set to the digital signal input system.

Bits 4 to 0—Reserved: Cannot be modified and are always read as 1.

Servo Monitor Control Register (SVMCR)

Bit :	7	6	5	4	3	2	1	0
	—	—	SVMCR5	SVMCR4	SVMCR3	SVMCR2	SVMCR1	SVMCR0
Initial value :	1	1	0	0	0	0	0	0
R/W :	—	—	R/W	R/W	R/W	R/W	R/W	R/W

SVMCR is an 8-bit read/write register that selects the monitor signal output from the SV1 and SV2 pins when the P30/SV1 pin is used as the SV1 monitor output pin or when the P31/SV2 pin is used as the SV2 monitor output pin. It is initialized to H'C0 by a reset or in stand-by mode.

Bits 7 and 6—Reserved: Cannot be modified and are always read as 1.

Bits 5 to 3—SV2 Pin Servo Monitor Output Control(SVMCR5 to SVMCR3): select the servo monitor signal output from the SV2 pin.

Bit 5	Bit 4	Bit 3	Description
SVMCR5	SVMCR4	SVMCR3	
0	0	0	Outputs REF30 signal to SV2 output pin. (Initial value)
		1	Outputs CAPREF30 signal to SV2 output pin.
	1	0	Outputs CREF signal to SV2 output pin.
		1	Outputs CTLMONI signal to SV2 output pin.
1	0	0	Outputs DVCFG signal to SV2 output pin.
		1	Outputs CFG signal to SV2 output pin.
	1	0	Outputs DFG signal to SV2 output pin.
		1	Outputs DPG signal to SV2 output pin.

Bits 2 to 0—SV1 Pin Servo Monitor Output Control (SVMCR2 to SVMCR0): Select the servo monitor signal output from the SV1 pin.

Bit 2	Bit 1	Bit 0	Description
SVMCR2	SVMCR1	SVMCR0	
0	0	0	Outputs REF30 signal to SV1 output pin. (Initial value)
		1	Outputs CAPREF30 signal to SV1 output pin.
	1	0	Outputs CREF signal to SV1 output pin.
		1	Outputs CTLMONI signal to SV1 output pin.
1	0	0	Outputs DVCFG signal to SV1 output pin.
		1	Outputs CFG signal to SV1 output pin.
	1	0	Outputs DFG signal to SV1 output pin.
		1	Outputs DPG signal to SV1 output pin.

CTL Gain Control Register (CTLGR)

Bit :	7	6	5	4	3	2	1	0
	—	—	CTLE/ $\bar{A}$	CTLFB	CTLGR3	CTLGR2	CTLGR1	CTLGR0
Initial value :	1	1	0	0	0	0	0	0
R/W :	—	—	R/W	R/W	R/W	R/W	R/W	R/W

CTLGR is an 8-bit read/write register that turns on or off the CTLFB switch in the CTL amplifier circuit and specifying the CTL amplifier gain. It is initialized to H'C0 by a reset or in stand-by mode.

Bits 7 and 6—Reserved: Cannot be modified and are always read as 1.

Bit 5—CTL Selection Bit (CTLE/ $\bar{A}$): Controls whether the amplifier output or EXCTL is used as the CTLP signal supplied to the CTL circuit.

Bit 5

CTLE/ $\bar{A}$	Description
0	AMP output (Initial value)
1	EXCTL

Bit 4—SW Bit of the Feedback Section of CTL Amplifier (CTLFB): Turns on or off the switch of the feedback section to adjust the gain. See figure 26.4.

Bit 4

CTLFB	Description
0	Turns off CTLFB SW (Initial value)
1	Turns on CTLFB SW

Bits 3 to 0—CTL Amplifier Gain Setting Bits (CTLGR3 to CTLGR0): Set the output gain of the CTL amplifier.

Bit 3	Bit 2	Bit 1	Bit 0	CTL Output Gain
CTLGR3	CTLGR2	CTLGR1	CTLGR0	
0	0	0	0	35.0 dB (Initial value)
			1	37.5 dB
		1	0	40.0 dB
			1	42.5 dB
	1	0	0	45.0 dB
			1	47.5 dB
		1	0	50.0 dB
			1	52.5 dB
	1	0	0	55.0 dB
			1	57.5 dB
		1	0	60.0 dB
			1	62.5 dB
1	0	0	0	65.0 dB*
			1	67.5 dB*
		1	0	70.0 dB*
			1	72.5 dB*
	1	0	0	75.0 dB*
			1	77.5 dB*
		1	0	80.0 dB*
			1	82.5 dB*

Note: * With a setting of 65.0 dB or more, the CTLAMP is in a very sensitive status. When configuring the set board, take a countermeasure against noise around the control head signal input port. Also, consider well the setting of the filter between the CTLAMP and the CTLSMT.

26.2.6 DFG/DPG Input Signals

DFG and DPG signals can be input either as separate signals or as an overlapped signal. When the latter is selected (PMR87 = 1), take care to control the input levels of DFG and DPG. Figure 26.5 shows DFG/DPG input signals.




Figure 26.5 DFG/DPG Input Signals

26.3 Reference Signal Generators

26.3.1 Overview

The reference signal generators consist of a REF30 signal generator and a CREF signal generator and create the reference signals (REF30 and CREF signals) used in phase comparison, etc. The REF30 signal is used to control the phase of the drum and capstan. The CREF signal is used if REF30 signal cannot be used as the reference signal to control the phase of the capstan in REC mode. Each signal generator consists of a 16-bit counter which uses the servo clock $\phi s/2$ (or $\phi s/4$) as its clock source, a reference period register, and a comparator.

The value set in the reference period register should be 1/2 of the desired reference signal period.

26.3.2 Block Diagram

Figure 26.6 shows the block diagram of REF30 signal generator. Figure 26.7 shows that of CREF signal generator.





Figure 26.6 REF30 Signal Generator



26.3.4 Register Description

Reference Period Mode Register (RFM)

Bit :	7	6	5	4	3	2	1	0
	RCS	VNA	CVS	REX	CRD	OD/EV	VST	VEG
Initial value :	0	0	0	0	0	0	0	0
R/W :	W	W	W	W	W	W	W	W

RFM is an 8-bit write-only register which determines the operational state of the reference signal generators. If a read is attempted, an undetermined value is read out.

It is initialized to H'00 by a reset and in stand-by and module stop modes.

RFM is accessible in byte units only. If accessed by a word, correct operation is not guaranteed.

Bit 7—Clock Source Selection Bit (RCS): Selects the clock source supplied to the counter.

($\phi_s = f_{osc}/2$)

Bit 7

RCS	Description
0	$\phi_s/2$ (Initial value)
1	$\phi_s/4$

Bit 6—Mode Selection Bit (VNA): Selects the mode for controlling transition to free-run operation when the REF30 signal is generated synchronously with the VD signal in REC mode: automatic mode which controls the transition by the V noise detection signal detected by the sync signal detection circuit, or manual mode which controls the transition by software.

Bit 6

VNA	Description
0	Manual mode (Initial value)
1	Automatic mode

Bit 5—Manual Selection Bit (CVS): Selects whether the REF30 signal is generated synchronously with VD or it is operated in free-run state in the manual mode (VNA = 0). (This selection is ignored in PB mode except in TBC mode.)

Bit 5

CVS	Description
0	Synchronous with VD (Initial value)
1	Free-run operation

Bit 4—External Signals Sync Selection Bit (REX): Selects whether the REF30 signal is generated synchronously with VD, in free-run state or synchronously with the external signal. (Valid in both PB and REC modes.)

Bit 4

REX	Description
0	VD signal or free-run (Initial value)
1	Synchronous with external signal

Bit 3—DVCFG2 Sync Selection Bit (CRD): Selects whether the reset timing in the CREF signal generation is immediately after switching the mode or it is synchronous with the DVCFG2 signal immediately after the mode switching.

Bit 3

CRD	Description
0	On switching the mode (Initial value)
1	Synchronous with DVCFG2 signal

Bit 2—ODD/EVEN Edge Switching Selection Bit (OD/EV): Selects whether the REF30P signal is generated by the rising edge (even) or falling edge (odd) of the field signal in REC mode.

Bit 2

OD/EV	Description
0	Generated at the rising edge of the field signal (Initial value)
1	Generated at the falling edge of the field signal

Bit 1—Video FF Counter Set (VST): Selects whether the REF30 counter register value is set on or off by the Video FF signal when the drum phase is in FIX on in the PB mode.

Bit 1

VST	Description
0	Counter set off by Video FF signal (Initial value)
1	Counter set on by Video FF signal

Bit 0—Video FF Edge Selection Bit (VEG): Selects the edge at which REF30 counter is set (VST = 1) by the Video FF signal.

Bit 0

VEG	Description
0	Set at the rising edge of Video FF signal (Initial value)
1	Set at the falling edge of Video FF signal

Reference Period Register 1 (RFD)

Bit :	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	REF15	REF14	REF13	REF12	REF11	REF10	REF9	REF8	REF7	REF6	REF5	REF4	REF3	REF2	REF1	REF0
Initial value :	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
R/W :	W	W	W	W	W	W	W	W	W	W	W	W	W	W	W	W

The reference period register 1 (RFD) is a buffer register which generates the reference signal (REF30) for playback, VD compensation for recording, and the reference signals for free-running. It is an 16-bit write-only register accessible in word units only. If a read is attempted, an undetermined value is read out.

The value set in RFD should be 1/2 of the desired reference signal period. Care is required when VD is unstable, such as when the field is weak (synchronization with VD cannot be acquired if a value less than 1/2 is set in REC). When data is written in RFD, it is stored in the buffer once, and then fetched into RFD by a match signal of the comparator. (The data which generates the reference signal is updated by the match signal.) A forcible write, such as initial setting, etc., should be done by a dummy read of RFD.

If a byte-write in RFD is attempted, correct operation is not guaranteed. RFD is initialized to H'FFFF by a reset, and in stand-by and module stop modes.

Use bit 7 (ASM) and bit 6 (REC/PB) in the CTL mode register (CTLM) in the CTL circuit to switch between record and playback modes. Use bit 4 (CR/RF bit) in the capstan phase error detection control register (CPGCR) to switch between REF30 and CREF for capstan phase control.

Reference Period Register 2 (CRF)

Bit :	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	CRF15	CRF14	CRF13	CRF12	CRF11	CRF10	CRF9	CRF8	CRF7	CRF6	CRF5	CRF4	CRF3	CRF2	CRF1	CRF0
Initial value :	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
R/W :	W	W	W	W	W	W	W	W	W	W	W	W	W	W	W	W

The reference period register 2 (CRF) is an 16-bit write-only buffer register which generates the reference signals to control the capstan phase (CREF). CRF is accessible in word units only. If a read is attempted, an undetermined value is read out. The value set in CRF should be 1/2 of the desired reference signal period.

When data is written in CRF, it is stored in the buffer once, and then fetched into CRF by a match signal of the comparator. (The data which generates the reference signal is updated by the match signal.) A forcible write, such as initial setting, etc., should be done by a dummy read of CRF. If a byte-write in CRF is attempted, correct operation is not guaranteed. CRF is initialized to H'FFFF by a reset and in stand-by and module stop modes.

Use bit 4 (CR/RF bit) in the capstan phase error detection control register (CPGCR) to switch between REF30 and CREF for capstan phase control. See section 26.9, Capstan Phase Error Detector.

REF30 Counter Register (RFC)

Bit :	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	RFC15	RFC14	RFC13	RFC12	RFC11	RFC10	RFC9	RFC8	RFC7	RFC6	RFC5	RFC4	RFC3	RFC2	RFC1	RFC0
Initial value :	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W :	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

The REF30 counter register (RFC) is a register which determines the initial value of the free-run counter when it generates REF30 signals in playback. When data is written in RFC, its value is written in the counter by a match signal of the comparator. If the bit 1 (VST) of RFM is set to 1, the counter is set by the Video FF signal when the drum phase is in FIX ON. The counter setting by the Video FF signal should be done by setting bit 1 (VST) and bit 0 (VEG) of the RFM. Do not set the RFC to a value greater than 1/2 of the reference period register 1 (RFD) value.

RFC is a read/write register. If a read is attempted, the value of the counter is read out. If a byte-access is attempted, correct operation is not guaranteed. RFC is initialized to H'0000 by a reset and in stand-by and module stop modes.

Reference Period Mode Register 2 (RFM2)

Bit :	7	6	5	4	3	2	1	0
	TBC	—	—	—	—	—	—	FDS
Initial value :	1	1	1	1	1	1	1	0
R/W :	R/W	—	—	—	—	—	—	R/W

REM2 is an 8-bit read/write register which determines the operational state of the reference signal generators.

It is initialized to H'FE by a reset and in stand-by and module stop modes. RFM2 is a byte access-only register; if accessed by a word, correct operation is not guaranteed.

Bit 7—TBC Selection Bit (TBC): Selects whether the reference signal in PB mode is generated by the VD signal or by the free-run counter.

Bit 7

TBC	Description
0	Generated by the VD signal
1	Generated by the free-run counter (Initial value)

Bits 6 to 1—Reserved: Cannot be modified and are always read as 1.

Bit 0—Field Selection Bit (FDS): Determines whether selection between ODD or EVEN is made for the field signal when PB mode was switched over to REC mode, or these signals are synchronized with VD signals within a phase error of 90° immediately after the switching over.

Bit 0

FDS	Description
0	Generated by the VD signal of ODD or EVEN selected (Initial value)
1	Generated by the VD signal within mode transition phase error of 90°

26.3.5 Operation

- Operation of REF30 Signal Generator

The REF30 signal generator generates the reference signals required to control the phase of the drum and capstan.

To generate the REF30 signal, set the 1/2 the reference period to the reference period register 1 (RFD) corresponding to the 50 percent duty cycle. In playback mode, the REF30 signal is generated by free-running the REF30 signal generator. The generator has the external signal synchronization function, and if the bit 4 (REX) of the reference period mode register (RFM) is set to 1, it generates the REF30 signal from the external signal (EXTTGR).

In record mode, the reference signal is generated from the VD signal generated in the sync detector. Any VD drop-out caused by weak field intensity, etc., is compensated by a value set in RFD. To cope with the VD noises, the generator automatically masks the VD for a period about 75% of the RFD setting after REF30 signal was changed due to VD. In record mode, the generation of the reference signal either by VD or free-run operation can be controlled automatically using the V noise detection signal detected in the sync signal detection circuit or manually by software. Select which is used by setting bit 6 (VNA) or 5 (CVS) of RFM.

The phase of the toggle output of the REF30 signal is cleared to L level when the mode shifts from PB to REC (ASM). Also the frame servo function can be set, allowing for control of the phase of REF30 signals with the field signal detected in the sync signal detection circuit. Use bit 2 (OD/EV) of RFM for such control.

See the description of CTL mode register (CTLM) in section 26.13.5, Register Description, as for switching over between PB, ASM and REC.

- Operation of the Mask Circuit

The REF30 signal generator has a toggle mask circuit and a counter mask (counter set signal mask) circuit built-in. Each mask circuit masks irregular VD signals which may occur when the VD signal is unstable because of weak field intensity, etc., in record mode.

The toggle mask and counter mask circuits mask the VD automatically for about 75% of double the period set in the reference period register 1 (RFD) after VD signal was detected (see figure 26.9). If a VD signal dropped out and V was compensated, the toggle mask circuit begins masking, but the counter mask circuit does not begin masking for about 25% of the period. If VD signal was detected during such a period, the circuit does masking for about 75% of the period after the VD detection. If not detected, it does masking for about 75% of the period after V was compensated (see figures 26.10 and 26.11).

- Timing of the REF30 Signal Generation

Figures 26.8 to 26.12 show the timing of the generation of REF30 and REF30P signals.




Figure 26.8 REF30 Signals in Playback Mode




Figure 26.9 Generation of Reference Signal in Record Mode (Normal Operation)




Figure 26.10 Generation of the Reference Signal when in REC (V Dropped Out)




Figure 26.11 Generation of the Reference Signal when in REC (V Dislocated)




Figure 26.12 Generation of REF30 Signal by the External Sync Signal

- CREF Signal Generator

The CREF signal generator generates the CREF signal which is the reference signal to control the phase of capstan.

To generate the CREF signal, set the 1/2 the reference period to the reference period register 2 (CRF). If the set value matches the counter value, a toggle waveform is generated corresponding to the 50 percent duty cycle, and a one-shot pulse is output at each rising edge of the waveform. The counter of CREF signal generator is initialized to H'0000 and the phase of the toggle is cleared to L level when the mode shifts from PB (ASM) to REC. The timing of clearing is selectable between immediately after the transition from PB (ASM) to REC and the timing of DVCFG2 after the transition. Use bit 3 (CRD) of the reference period mode register (RFM) for this selection.

In the capstan phase error detection circuit, either REF30 signal or CREF signal can be selected for the reference signal. Use either of them according to the use of the system.

Use the CREF signal to control the phase of the capstan at a period which is different from the period used to control the phase of the drum. For the switching between REF30 and CREF in the capstan phase control, see the description of capstan phase error detection control register (CPGCR) in section 26.9.4, Register Description.

- Timing Chart of the CREF Signal Generation

Figures 26.13 to 26.15 show the generation of CREF signal.




Figure 26.13 Generation of CREF Signal




Figure 26.14 CREF Signal when PB is Switched to REC (when CRD Bit = 0)




Figure 26.15 CREF Signal when PB is Switched to REC (when CRD Bit = 1)

Figures 26.16 and 26.17 show REF30 (REF30P) when PB is switched to REC.




Figure 26.16 Generation of the Reference Signal when PB is Switched to REC (1)




Figure 26.17 Generation of the Reference Signal when PB is Switched to REC (2)

Figures 26.18 to 26.21 show REF30 (REF30P) when PB is switched to REC (where FDS bit = 1).




Figure 26.18 Generation of the Reference Signal when PB is Switched to REC where RFD Bit is 1 (1)




Figure 26.19 Generation of the Reference Signal when PB is Switched to REC where RFD Bit is 1 (when VD Signal is Not Detected) (2)




Figure 26.20 Generation of the Reference Signal when PB is Switched to REC where RFD Bit is 1 (3)




Figure 26.21 Generation of the Reference Signal when PB is Switched to REC where RFD Bit is 1 (4)

26.4 HSW (Head-switch) Timing Generator

26.4.1 Overview

The HSW timing generator consists of a 5-bit DFG counter, a 16-bit timer counter, a matching circuit, and two 31-bit 10-stage FIFOs.

The 5-bit counter counts the DFG pulses following a DPG pulse. Each of them determines the timing to reset the 16-bit timer counter for each field. The 16-bit timer counter is a timer clocked by a ϕ s/4 clock source, and can be used as a programmable pattern generator (PPG) as well as a free-running counter (FRC). If used as a free-running counter, it is cleared by overflow of the 19-bit FRC. Accordingly, two FRCs operate synchronously. The matching circuit compares the timing data in the most significant 16 bits of FIFO with the 16-bit timer counter, and controls the output of the pattern data set in the least significant 15 bits of FIFO.

26.4.2 Block Diagram

Figure 26.22 shows a block diagram of the HSW timing generator.




Figure 26.22 Block Diagram of the HSW Timing Generator

26.4.3 HSW Timing Generator Configuration

The HSW timing generator is composed of the elements shown in table 26.5.

Table 26.5 Configuration of the HSW Timing Generator

Element	Function
HSW mode register 1 (HSM1)	Confirmation/determination of this circuits' operating status
HSW mode register 2 (HSM2)	Confirmation/determination of this circuits' operating status
HSW loop stage number setting register (HSLP)	Setting of number of loop stages in loop mode
FIFO output pattern register 1 (FPDRA)	Output pattern register of FIFO1
FIFO output pattern register 2 (FPDRB)	Output pattern register of FIFO2
FIFO timing pattern register 1 (FTPRA)	Output timing register of FIFO1
FIFO timing pattern register 2 (FTPRB)	Output timing register of FIFO2
DFG reference register 1 (DFCRA)	Setting of reference DFG edge for FIFO1
DFG reference register 2 (DFCRB)	Setting of reference DFG edge for FIFO2
FIFO timer capture register (FTCTR)	Capture register of timer counter
DFG reference count register (DFCTR)	DFG edge count
FIFO control circuit	FIFO status control
DFG count compare circuit (×2)	Detection of match between DFCR and DFG counters
16-bit timer counter	16-bit free-run timer counter
31-bit x 20 stage FIFO	First In First Out data buffer
31-bit FIFO data buffer	Data storing buffer for the first stage of FIFO
16-bit compare circuit	Detection of match between timer counter and FIFO data buffer

FPDRA and FPDRB are intermediate buffers; an FTPRA and FTPRB write results in simultaneous writing of all 31 bits to the FIFO. The FIFO has two 31-bit x 10-stage data buffers; its operating status is controlled by HSM1 and HSM2. Data is stored in the 31-bit data buffer. The values of FTPRA/FTPRB and the timer counter are compared, and if they match, the 15-bit pattern data is output to each function. AudioFF, VideoFF, and PPG (P70 to P77) are outputs from the corresponding pins, ADTRG is the A/D converter hardware start signal, Vpulse and Mlevel signals are the signals for generating the additional V pulses, and HSW and NHSW signals are the same as VideoFF signals used for the phase control of the drum. The 16-bit timer counter is initialized by the overflow of the 19-bit free-run counter in the free-run mode (FRT bit of HSM2 = 1), or by a signal indicating a match between DFCRA/DFCRB and the 5-bit DFG counter in DFG reference mode.

26.4.4 Register Configuration

Table 26.6 shows the register configuration of the HSW timing generator.

Table 26.6 Register Configuration

Name	Abbrev.	R/W	Size	Initial Value	Address
HSW mode register 1	HSM1	R/W	Byte	H'30	H'D060
HSW mode register 2	HSM2	R/W	Byte	H'00	H'D061
HSW loop stage number setting register	HSLP	R/W	Byte	Undetermined	H'D062
FIFO output pattern register 1	FPDRA	W	Word	Undetermined	H'D064
FIFO timing pattern register 1*	FTPRA	W	Word	Undetermined	H'D066
FIFO output pattern register 2	FPDRB	W	Word	Undetermined	H'D068
FIFO timing pattern register 2	FTPRB	W	Word	H'FFFF	H'D06A
DFG reference register 1*	DFCRA	W	Byte	Undetermined	H'D06C
DFG reference register 2	DFCRB	W	Byte	Undetermined	H'D06D
FIFO timer capture register*	FTCTR	R	Word	H'0000	H'D066
DFG reference count register*	DFCTR	R	Byte	H'E0	H'D06C

Note: * FTPRA and FTCTR, as well as DFCRA and DFCTR, are allocated to the same addresses.

26.4.5 Register Description

HSW Mode Register 1 (HSM1)

Bit :	7	6	5	4	3	2	1	0
	FLB	FLA	EMPB	EMPA	OVWB	OVWA	CLRB	CLRA
Initial value :	0	0	1	1	0	0	0	0
R/W :	R	R	R	R	R/(W)*	R/(W)*	R/W	R/W

Note: * Only 0 can be written

HSM1 is an 8-bit register which confirms and determines the operational state of the HSW timing generator.

Bits 7 to 4 are read-only bits, and write is disabled. All the other bits accept both read and write. It is initialized to H'30 by a reset or in stand-by mode.

Bit 7—FIFO2 Full Flag (FLB): When the FLB bit is 1, it indicates that the FIFO2 is full of the timing pattern data and the output pattern data. If a write is attempted in this state, the write operation becomes invalid, an interrupt is generated, the OVWB flag (bit 3) is set to 1, and the write data is lost. Wait until space becomes available in the FIFO2, then write again.

Bit 7

FLB	Description
0	FIFO2 is not full, and can accept data input. (Initial value)
1	FIFO2 is full of data.

Bit 6—FIFO1 Full Flag (FLA): When the FLA bit is 1, it indicates that the FIFO1 is full of the timing pattern data and the output pattern data. If a write is attempted in this state, the write operation becomes invalid, an interrupt is generated, the OVWA flag (bit 2) is set to 1, and the write data is lost. Wait until space becomes available in the FIFO1, then write again.

Bit 6

FLA	Description
0	FIFO1 is not full, and can accept data input. (Initial value)
1	FIFO1 is full of data.

Bit 5—FIFO2 Empty Flag (EMPB): Indicates that FIFO2 has no data, or that all the data has been output in single mode.

Bit 5

EMPB	Description
0	FIFO2 contains data.
1	FIFO2 contains no data. (Initial value)

Bit 4—FIFO1 Empty Flag (EMPA): Indicates that FIFO1 has no data, or that all the data has been output in single mode.

Bit 4

EMPA	Description
0	FIFO1 contains data.
1	FIFO1 contains no data. (Initial value)

Bit 3—FIFO2 Overwrite Flag (OVWB): If a write is attempted when the FIFO2 is full of the timing pattern data and the output pattern data (FLB bit = 1), the write operation becomes invalid, an interrupt is generated, the OVWB flag is set to 1, and the write data is lost. Wait until space becomes available in the FIFO2, then write again.

Write 0 to clear the OVWB flag, because it is not cleared automatically.

Bit 3

OVWB	Description
0	Normal operation. (Initial value)
1	Indicates that a write in FIFO2 was attempted when FIFO2 was full of data. Clear this flag by writing 0 to this bit.

Bit 2—FIFO1 Overwrite Flag (OVWA): If a write is attempted when the FIFO1 is full of the timing pattern data and the output pattern data (FLA bit = 1), the write operation becomes invalid, an interrupt is generated, the OVWA flag is set to 1, and the write data is lost. Wait until space becomes available in the FIFO1, then write again.

Write 0 to clear the OVWA flag, because it is not cleared automatically.

Bit 2

OVWA	Description
0	Normal operation. (Initial value)
1	Indicates that a write in FIFO1 was attempted when FIFO1 was full. Clear this flag by writing 0 to this bit.

Bit 1—FIFO2 Pointer Clear (CLRB): Clears the FIFO2 write position pointer. After 1 is written, the bit immediately reverts to 0. Writing 0 in this bit has no effect.

Bit 1

CLRB	Description
0	Normal operation. (Initial value)
1	Clears the FIFO2 pointer.

Bit 0—FIFO1 Pointer Clear (CLRA): Clears the FIFO1 write position pointer. After 1 is written, the bit immediately reverts to 0. Writing 0 in this bit has no effect.

Bit 0

CLRA	Description
0	Normal operation (Initial value)
1	Clears the FIFO1 pointer

HSW Mode Register 2 (HSM2)

Bit :	7	6	5	4	3	2	1	0
	FRT	FGR2OFF	LOP	EDG	ISEL1	SOFG	OFG	VFF/NFF
Initial value :	0	0	0	0	0	0	0	0
R/W :	R/W	R	R/W	R/W	R/W	R/W	R	W

HSM2 is an 8-bit register which confirms and determines the operational state of the HSW timing generator.

Bit 1 is a read-only bit, and write is disabled. Bit 0 is a write-only bit, and if a read is attempted, an undetermined value is read out. All the other bits accept both read and write. It is initialized to H'00 by a reset or in stand-by mode.

Bit 7—Free-run Bit (FRT): Selects whether the matching timing is determined by the DPG counter and timer, or by the FRC.

Bit 7

FRT	Description
0	5-bit DFG counter + 16-bit timer counter (Initial value)
1	16-bit FRC

Bit 6—FRG2 Clear Stop Bit (FGR2OFF): Disables clearing of the counter by the DFG register 2. The FIFO group, including both FIFO1 and FIFO2, is available.

Bit 6

FGR2OFF	Description
0	Enables clearing of the 16-bit timer counter by DFG register 2 (Initial value)
1	Disables clearing of the 16-bit timer counter by DFG register 2

Bit 5—Mode Selection Bit (LOP): Selects the output mode of FIFO. If the loop mode is selected, LOB3 to LOB0 bits and LOA3 to LOA0 bits become valid. If the LOP bit is modified, the pointer which counts the writing position of FIFO is cleared. In this case, the last output data is kept.

Bit 5

LOP	Description
0	Single mode (Initial value)
1	Loop mode

Bit 4—DFG Edge Selection Bit (EDG): Selects the edge by which to count DFG pulses.

Bit 4

EDG	Description
0	Counts by the rising edge of DFG (Initial value)
1	Counts by the falling edge of DFG

Bit 3—Interrupt Selection Bit (ISEL1): Selects the interrupt source. (IRRHSW1)

Bit 3

ISEL1	Description
0	Generates an interrupt request by the rising edge of the STRIG signal of FIFO (Initial value)
1	Generates an interrupt request by the matching signal of FIFO

Bit 2—FIFO Output Group Selection Bit (SOFG): Selects whether 20 stages of FIFO1 + FIFO2 or only 10 stages of FIFO1 are used.

If 20-stage output mode is used in single mode, data must be written to FIFO1 and FIFO2.

Monitor the output FIFO group flag (OFG) and control data writing by software. All the data of FIFO1 is output, then all the data of FIFO2 is output. These steps are repeated. If 10-stage output mode is used, the data of FIFO2 is not reflected.

Modifying the SOFG bit from 0 to 1, then again to 0 initializes the control signal of the FIFO output stage to the FIFO1 side.

Bit 2

SOFG	Description
0	20-stage output of FIFO1 + FIFO2 (Initial value)
1	10-stage output of FIFO1 only

Bit 1—Output FIFO Group Flag (OFG): Indicates the FIFO group which is outputting.

Bit 1

OFG	Description
0	Pattern is being output by FIFO1 (Initial value)
1	Pattern is being output by FIFO2

Bit 0—Output Switching Bit Between VideoFF and NarrowFF (VFF/NFF): Switches the signal output from the VideoFF pin.

Bit 0

VFF/NFF	Description
0	VideoFF output (Initial value)
1	NarrowFF output

HSW Loop Stage Number Setting Register (HSLP)

Bit :	7	6	5	4	3	2	1	0
	LOB3	LOB2	LOB1	LOB0	LOA3	LOA2	LOA1	LOA0
Initial value :	*	*	*	*	*	*	*	*
R/W :	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

HSLP is an 8-bit read/write register that sets the number of the loop stages when the HSW timing generator is in loop mode. It is valid when bit 5 (LOP) of HSM2 is 1. Bits 7 to 4 set the number of FIFO2 stages. Bits 3 to 0 set the number of FIFO1 stages.

It is not initialized by a reset or in stand-by or module stop mode; accordingly be sure to set the number of the stages when the loop mode is used.

Bits 7 to 4—FIFO2 Stage Number Setting Bits (LOB3 to LOB0): Set the number of FIFO2 stages in loop mode. They are valid only when the loop mode is set (LOP bit of HSM2 is 1).

HSM2		HSLP			Description
Bit 5	Bit 7	Bit 6	Bit 5	Bit 4	
LOP	LOB3	LOB2	LOB1	LOB0	
0	*	*	*	*	Single mode (Initial value)
1	0	0	0	0	Only 0th stage of FIFO2 is output
				1	0th and 1st stages of FIFO2 are output
				1	0th to 2nd stages of FIFO2 are output
				1	0th to 3rd stages of FIFO2 are output
			1	0	0th to 4th stages of FIFO2 are output
				1	0th to 5th stages of FIFO2 are output
				0	0th to 6th stages of FIFO2 are output
				1	0th to 7th stages of FIFO2 are output
	1	0	0	0	0th to 8th stages of FIFO2 are output
				1	0th to 9th stages of FIFO2 are output
				1	Setting prohibited
				0	
			1	0	
				0	
				1	
				0	
				1	

Note: * Don't care.

Bits 3 to 0—FIFO1 Stage Number Setting Bits (LOA3 to LOA0): Set the number of FIFO1 stages in loop mode. They are valid only when the loop mode is set (LOP bit of HSM2 is 1).

HSM2		HSLP			Description
Bit 5	Bit 3	Bit 2	Bit 1	Bit 0	
LOP	LOA3	LOA2	LOA1	LOA0	
0	*	*	*	*	Single mode (Initial value)
1	0	0	0	0	Only 0th stage of FIFO1 is output
				1	0th and 1st stages of FIFO1 are output
				1	0th to 2nd stages of FIFO1 are output
			1	0	0th to 3rd stages of FIFO1 are output
				1	0th to 4th stages of FIFO1 are output
				1	0th to 5th stages of FIFO1 are output
		1	0	0	0th to 6th stages of FIFO1 are output
				1	0th to 7th stages of FIFO1 are output
				1	0th to 8th stages of FIFO1 are output
	1	0	0	0	0th to 9th stages of FIFO1 are output
				1	Setting prohibited
				1	
	1	0	0	0	
				1	
				0	
				1	
				0	
				1	

Note: * Don't care.

FIFO Output Pattern Register 1 (FPDRA)

Bit :	15	14	13	12	11	10	9	8
	—	ADTRGA	STRIGA	NarrowFFA	VFFA	AFFA	VpulseA	MlevelA
Initial value :	1	*	*	*	*	*	*	*
R/W :	—	W	W	W	W	W	W	W

Bit :	7	6	5	4	3	2	1	0
	PPGA7	PPGA6	PPGA5	PPGA4	PPGA3	PPGA2	PPGA1	PPGA0
Initial value :	*	*	*	*	*	*	*	*
R/W :	W	W	W	W	W	W	W	W

Note : * Don't care

FPDRA is a buffer register for the FIFO1 output pattern register. The output pattern data written in FPDRA is written at the same time to the position of the FIFO1 pointed by the buffer pointer. Be sure to write the output pattern data in FPDRA before writing it in FTPRA.

FPDRA is an 16-bit write-only register. Only a word access is valid. If a byte access is attempted, correct operation is not guaranteed. No read is valid. If a read is attempted, an undetermined value is read out. It is not initialized by a reset, or in stand-by or module stop mode; accordingly be sure to write data before use.

Bit 15—Reserved: Cannot be read or modified.

Bit 14—A/D Trigger A Bit (ADTRGA): Indicates a hardware trigger signal for the A/D converter.

Bit 13—S-TRIGA Bit (STRIGA): Indicates a signal that generates an interrupt. When the STRIGA is selected by the ISEL, modifying this bit from 0 to 1 generates an interrupt.

Bit 12—NarrowFFA Bit (NarrowFFA): Controls the narrow video head.

Bit 11—VideoFFA Bit (VFFA): Controls the video head.

Bit 10—AudioFFA Bit (AFFA): Controls the audio head.

Bit 9—VpulseA Bit (VpulseA): Used for generating an additional V signal. For details, refer to section 26.12, Additional V Signal Generator.

Bit 8—MlevelA Bit (MlevelA): Used for generating an additional V signal. For details, refer to section 26.12, Additional V Signal Generator.

Bits 7 to 0—PPG Output Signal A Bits (PPGA7 to PPGA0): Used for outputting a timing control signal from port 7 (PPG).

FIFO Output Pattern Register 2 (FPDRB)

Bit :	15	14	13	12	11	10	9	8
	—	ADTRGB	STRIGB	NarrowFFB	VFFB	AFFB	VpulseB	MlevelB
Initial value :	1	*	*	*	*	*	*	*
R/W :	—	W	W	W	W	W	W	W

Bit :	7	6	5	4	3	2	1	0
	PPGB7	PPGB6	PPGB5	PPGB4	PPGB3	PPGB2	PPGB1	PPGB0
Initial value :	*	*	*	*	*	*	*	*
R/W :	W	W	W	W	W	W	W	W

Note : * Don't care

FPDRB is a buffer register for the FIFO2 output pattern register. The output pattern data written in FPDRB is written at the same time to the position of the FIFO2 pointed by the buffer pointer. Be sure to write the output pattern data in FPDRB before writing it in FTPRB.

FPDRB is an 16-bit write-only register. Only a word access is valid. If a byte access is attempted, correct operation is not guaranteed. No read is valid. If a read is attempted, an undetermined value is read out. It is not initialized by a reset, or in stand-by or module stop mode; accordingly be sure to write data before use.

Bit 15—Reserved: Cannot be read or modified.

Bit 14—A/D Trigger B Bit (ADTRGB): Indicates a hardware trigger signal for the A/D converter.

Bit 13—S-TRIGB Bit (STRIGB): Indicates a signal that generates an interrupt. When the STRIGA is selected by the ISEL, modifying this bit from 0 to 1 generates an interrupt.

Bit 12—NarrowFFB Bit (NarrowFFB): Controls the narrow video head.

Bit 11—VideoFFB Bit (VFFB): Controls the video head.

Bit 10—AudioFFB Bit (AFFB): Controls the audio head.

Bit 9—VpulseB Bit (VpulseB): Used for generating an additional V signal. For details, refer to section 26.12, Additional V Signal Generator.

Bit 8—MlevelB Bit (MlevelB): Used for generating an additional V signal. For details, refer to section 26.12, Additional V Signal Generator.

Bits 7 to 0—PPG Output Signal B Bits (PPGB7 to PPGB0): Used for outputting a timing control signal from port 7 (PPG).

FIFO Timing Pattern Register 1 (FTPRA)

Bit :	15	14	13	12	11	10	9	8
	FTPRA15	FTPRA14	FTPRA13	FTPRA12	FTPRA11	FTPRA10	FTPRA9	FTPRA8
Initial value :	*	*	*	*	*	*	*	*
R/W :	W	W	W	W	W	W	W	W
Bit :	7	6	5	4	3	2	1	0
	FTPRA7	FTPRA6	FTPRA5	FTPRA4	FTPRA3	FTPRA2	FTPRA1	FTPRA0
Initial value :	*	*	*	*	*	*	*	*
R/W :	W	W	W	W	W	W	W	W

Note : * Don't care

FTPRA is a register to write the timing pattern data of FIFO1. The timing data written in FPDRA is written at the same time to the position of the FIFO1 pointed by the buffer pointer together with the buffer data of FPDRA.

FTPRA is an 16-bit write-only register. Only a word access is valid. If a byte access is attempted, correct operation is not guaranteed. It is not initialized by a reset or in stand-by or module stop mode; accordingly be sure to write data before use.

Note: The same address is assigned to the FTPRA and the FIFO timer capture register (FTCTR). Accordingly, the value of FTCTR is read out if a read is attempted.

FIFO Timing Pattern Register 2 (FTPRB)

Bit :	15	14	13	12	11	10	9	8
	FTPRB15	FTPRB14	FTPRB13	FTPRB12	FTPRB11	FTPRB10	FTPRB9	FTPRB8
Initial value :	*	*	*	*	*	*	*	*
R/W :	W	W	W	W	W	W	W	W
Bit :	7	6	5	4	3	2	1	0
	FTPRB7	FTPRB6	FTPRB5	FTPRB4	FTPRB3	FTPRB2	FTPRB1	FTPRB0
Initial value :	*	*	*	*	*	*	*	*
R/W :	W	W	W	W	W	W	W	W

Note : * Don't care

FTPRB is a register to write the timing pattern data of FIFO2. The timing data written in FPDRA is written at the same time to the position of the FIFO2 pointed by the buffer pointer together with the buffer data of FPDRA.

FTPRB is an 16-bit write-only register. Only a word access is valid. If a byte access is attempted, correct operation is not guaranteed. If a read is attempted, an undetermined value is read out. It is not initialized by a reset or in stand-by or module stop mode; accordingly be sure to write data before use.

DFG Reference Register 1 (DFCRA)

Bit :	7	6	5	4	3	2	1	0
	ISEL2	CCLR	CKSL	DFCRA4	DFCRA3	DFCRA2	DFCRA1	DFCRA0
Initial value :	0	0	0	*	*	*	*	*
R/W :	W	W	W	W	W	W	W	W

Note : * Don't care

DFCRA is a register which determines the operation of the HSW timing generator as well as the starting point of the timing of FIFO1.

DFCRA is an 8-bit write-only register. It is not initialized by a reset or in stand-by or module stop mode; accordingly be sure to write data before use.

Note: The same address is assigned to the DFCRA and the DFG reference counter register (DFCTR). Accordingly, the value of DFCTR is read out in the low-order five bits if a read is attempted.

Bit 7—Interrupt Selection Bit (ISEL2): Selects the interrupt source. (IRRHSW2)

Bit 7

ISEL2	Description
0	Generates an interrupt request by the clear signal of the 16-bit timer counter (Initial value)
1	Generates an interrupt request by the VD signal in PB mode

Bit 6—DFG Counter Clear Bit (CCLR): Forcibly clears the 5-bit DFG counter by software. After 1 is written, the bit immediately reverts to 0. Writing 0 in this bit has no effect.

Bit 6

CCLR	Description
0	Normal operation (Initial value)
1	Clears the 5-bit DFG counter

Bit 5—16-bit Timer Counter Clock Source Selection Bit (CKSL): Selects the clock source of the 16-bit timer counter.

Bit 5

CKSL	Description
0	$\phi S/4$ (Initial value)
1	$\phi S/8$

Bits 4 to 0—FIFO1 Output Timing Setting Bits (DFCRA4 to DFCRA0): Determines the starting point of the timing of FIFO1. The initial value is undetermined. Be sure to set a value after a reset or stand-by. It is valid only if bit 7 (FRT bit) of HSM2 is 0.

DFG Reference Register 2 (DFCRB)

Bit :	7	6	5	4	3	2	1	0
	—	—	—	DFCRB4	DFCRB3	DFCRB2	DFCRB1	DFCRB0
Initial value :	1	1	1	*	*	*	*	*
R/W :	—	—	—	W	W	W	W	W

Note : * Don't care

DFCRB is a register which determines the starting point of the timing of FIFO2.
DFCRB is an 8-bit write-only register. If a read is attempted, an undetermined value is read out. Bits 7 to 5 are reserved; they cannot be modified and are always read as 1. It is not initialized by a reset or in stand-by or module stop mode; accordingly be sure to write data before use.

Bits 4 to 0—FIFO2 Output Timing Setting Bits (DFCRB4 to DFCRB0): Sets the starting point of the timing of FIFO2. The value after reset or after stand-by mode is entered is undetermined; be sure to write data before use.

It is valid only if bit 7 (FRT bit) of HSM2 is 0.

FIFO Timer Capture Register (FTCTR)

Bit :	15	14	13	12	11	10	9	8
	FTCTR15	FTCTR14	FTCTR13	FTCTR12	FTCTR11	FTCTR10	FTCTR9	FTCTR8
Initial value :	0	0	0	0	0	0	0	0
R/W :	R	R	R	R	R	R	R	R

Bit :	7	6	5	4	3	2	1	0
	FTCTR7	FTCTR6	FTCTR5	FTCTR4	FTCTR3	FTCTR2	FTCTR1	FTCTR0
Initial value :	0	0	0	0	0	0	0	0
R/W :	R	R	R	R	R	R	R	R

FTCRT is a register to display the count of the 16-bit timer counter.

FTCRT is an 16-bit read-only register. It captures the counter value when the VD signal is detected in PB mode. Only a word access is accepted. If a byte access is attempted, correct operation is not guaranteed. It is initialized to H'0000 by a reset or in stand-by mode.

Note: The same address is assigned to the FTCTR and the FIFO timing pattern register 1 (FTPRA). Accordingly, if a write is attempted, the value is written in FTPRA.

DFG Reference Count Register (DFCTR)

Bit :	7	6	5	4	3	2	1	0
	—	—	—	DFCTR4	DFCTR3	DFCTR2	DFCTR1	DFCTR0
Initial value :	1	1	1	*	*	*	*	*
R/W :	—	—	—	R	R	R	R	R

Note : * Don't care

DFCTR is a register to count DFG pulses.

DFCTR is an 8-bit read-only register. Bits 7 to 5 are reserved; they cannot be modified and are always read as 1. It is initialized to H'E0 by a reset or in stand-by mode.

Note: The same address is assigned to the DFCTR and the DFG reference register 1 (DFCRA). Accordingly, if a write is attempted, the value is written in DFCRA.

Bits 4 to 0—DFG Pulse Count Bits (DFCTR4 to DFCTR0): These bits count DFG pulses.

26.4.6 Operation

5-Bit DFG Counter: The 5-bit DFG counter increments the count at the DFG edges selected by the EDG bit of HSW Mode Register 2. The DFG counter is cleared by a DPG rising edge, or by writing to the CCLR bit of the DFG reference register 1.

16-Bit Timer Counter: The 16-bit timer counter can operate in DFG reference mode or in free-running mode.

- DFG Reference Mode

The timer counter operates by referencing the DFG signal. When the 5-bit DFG counter value matches the value specified in the DFG reference register 1 or 2, the 16-bit timer counter is initialized; this is the start point of the FIFO output timing.

In DFG reference mode, the start point specifying method can be selected by the FGR2OFF bit of the HSW mode register 2: one way is to specify both FIFO1 and FIFO2 by only one register (DFG reference register 1), and the other is to specify FIFO1 and FIFO2 by DFG reference registers 1 and 2, respectively. When only the DFG reference register 1 is used, the continuous values must be set to FIFO1 and FIFO2 as the timing patterns.

- Free-Running Mode

The timer counter operates in association with the prescaler unit. When the 18-bit free-running counter in the prescaler unit overflows, the 16-bit timer counter in the HSW timing generator is initialized; this is the start point of the FIFO output timing.

Compare Circuit: The compare circuit compares the 16-bit timer counter value with the FIFO timing pattern, and when they match, the compare circuit generates a trigger signal for outputting the next-stage FIFO data.

FIFO: The FIFO generates a head switch signal for VCR and patterns for servo control. Data is set to FIFO by using the FIFO timing pattern registers 1 and 2, and FIFO output pattern registers 1 and 2.

The FIFO operates in single mode and loop mode. In these two modes, the number of output stages can be selected by the FIFO output group selection bit: 20-stage output using both FIFO1 and FIFO2 or 10-stage output using only FIFO1.

- Single Mode

The output pattern data is output when the timing pattern matches the counter value. The data, once output, is lost, and the internal pointer is decremented by 1. After the last data is output, the FIFO stops operation until data is written again. When 20-stage output is used, writing in FIFO1 and FIFO2 must be controlled by software.


- Loop Mode

The data output cycle is repeated from stage 0 to the final stage selected in the HSW loop number setting register. As in single mode, the output pattern data is output when the timing pattern matches the counter value. In loop mode, the FIFO data is retained.

Data in each FIFO group can be modified in loop mode. The FIFO group currently outputting data can be checked by the OFG bit of the HSW mode register 2; after checking the outputting FIFO group, clear the FIFO group which is not outputting data, then write new data to it.

Writing new data must be completed before the FIFO group starts operation. The FIFO cannot be modified partially because the write pointer is outside the loop stages.

Figures 26.23 and 26.24 show examples of the timing waveform and operation of the HSW timing generator.



Example of setting: DFCR=H'02, DFCRB=H'08, HSLP=H'21, DFG falling edge

Figure 26.23 Example of Timing Waveform of HSW (for 12 DFG Pulses)




Figure 26.24 Example of Operation of the HSW Timing Generator

- Example of operation in single mode (20 stages of FIFO used)
 - 1 Set to single mode (LOP = 0)
 - 2 Write the output pattern data (PA0) to FPDRA.
 - 3 Write the output timing (t_{A1}) to FTPRA. t_{A1} is written in FIFO1 together with PA0. This initializes the output pattern data to PA0.
 - 4 Repeat the steps in the same way, until PA1, PA2, etc., are set.
 - 5 Write the output pattern data (PB0) to FPDRB.
 - 6 Write the output timing (t_{B1}) to FTPRB. t_{B1} is written in FIFO2 together with PB0. This initializes the output pattern data to PB0.
 - 7 Repeat these steps in the same way, until PB1, PB2, etc., are set.

By step 3, the pattern data of PA0 is output.

If t_{A1} matches with the timer counter, the pattern data of PA1 is output.

If t_{A2} matches with the timer counter, the pattern data of PA2 is output.

·
·
·

After this sequence is repeated and all the pattern data set in FIFO1 is output, the pattern data of FIFO2 is output. After the pattern data is output, the pointer is decremented by 1. Care is required, however, because matching of t_{A0} is not detected until data is written in FIFO2. Matching of t_{B0} also is not detected until data is written in FIFO1 again.

- Example of the operation in loop mode mode
 - 1 Set the number of loop stages in HSLP register (e.g. HSLP = H'44)
 - 2 Write the output pattern data (PA0) to FPDRA.
 - 3 Write the output timing (t_{A1}) to FTPRA. t_{A1} is written in FIFO1 together with PA0. This initializes the output pattern data to PA0.
 - 4 Repeat the steps in the same way, until PA1, PA2, etc., are set.
 - 5 Write the output pattern data (PB0) to FPDRB.
 - 6 Write the output timing (t_{B1}) to FTPRB. t_{B1} is written in FIFO2 together with PB0. This initializes the output pattern data to PB0.
 - 7 Repeat the steps in the same way, until PB1, PB2, etc., are set.

By step 3, the pattern data PA0 is output.

If t_{A1} matches the timer counter, the pattern data PA1 is output.

If t_{A2} matches the timer counter, the pattern data PA2 is output.

.

.

.

If t_{A4} matches the timer counter, the pattern data PA4 is output.

If t_{A5} matches the timer counter, the pattern data PB0 is output.

If t_{B1} matches the timer counter, the pattern data PB1 is output.

.

.

.

If t_{B4} matches the timer counter, the pattern data PB4 is output.

If t_{B5} matches the timer counter, the pattern data PA0 is output.

.

.

.

26.4.7 Interrupts

The HSW timing generator generates interrupts under the following conditions.

- 1 IRRHSW1 occurs when pattern data is written (OVWA, OVWB = 1) while FIFO is full (FULL).
- 2 IRRHSW1 occurs when matching is detected while the STRIG bit of FIFO is 1.
- 3 IRRHSW1 occurs when the values of the 16-bit timer counter and 16-bit timing pattern register match.
- 4 IRRHSW2 occurs when the 16-bit timer counter is cleared.
- 5 IRRHSW2 occurs when a VD signal (capture signal of the timer capture register) is received in PB mode.

Condition 2 or 3, as well as 4 or 5, are selected by ISEL1 and ISEL2.

26.4.8 Cautions

- When both the 5-bit DFG counter and 16-bit timer counter are operating, the latter is not cleared if input of DPG and DFG signals is stopped. This leads to free-running of the 16-bit timer counter, and periodical detection of matching by the 16-bit timer counter. In such a case, the period of the output from the HSW timing generator is independent from DPG or DFG.
- Specify the mode setting bit (LOP) of the HSW mode register 2 (HSM2) immediately before writing the FIFO data.
- Input the rising edge of DPG and DFG count edge at different timings. If they are input at the same timing, counting up DFG and clearing the 5-bit DFG counter occur simultaneously. In this case, the latter will take precedence. This leads to the DFG counter lag by 1. Figure 26.25 shows the input timing of DPG and DFG.
- If stop of the drum system is required when FIFO output is being used in the 20-stage output mode, modify the SOFG bit of HSM2 register from 0 to 1, then again to 0 by software, and be sure to initialize the FIFO output stage to the FIFO1 side. Also clear and rewrite the data of FIFO1 and FIFO2.




Figure 26.25 Input Timing of DPG and DFG

26.5 High-Speed Switching Circuit for Four-Head Special Playback

26.5.1 Overview

This high-speed switching circuit generates a color rotary signal (C.Rotary) and head-amplifier switching signal (H.Amp SW) for use in four-head special playback.

A pre-amplifier output comparison result signal is input from the COMP pin. The signal output to the C.Rotary pin is a chroma signal processing control signal. The signal output at the H.Amp SW pin is a pre-amplifier output select signal. To reduce the width of noise bars, the C.Rotary and H.Amp SW signals are synchronized to the horizontal sync signal (OSCH). OSCH is made by adding supplemented H, which has been separated from Csync signal in the sync signal detector circuit. For more details of OSCH, see section 26.15, Sync Signal Detector.

If the VCR system does not require this circuit, C.Rotary, H.Amp SW, and COMP pins can be used as the I/O port.

26.5.2 Block Diagram

Figure 26.26 shows the block diagram of this circuit.




Figure 26.26 High-Speed Switching Circuit for Four-Head Special Playback

26.5.3 Pin Configuration

Table 26.7 summarizes the pin configuration of the high-speed switching circuit for four-head special playback. If this circuit is not used, the pins can be used as I/O port. See section 26.2, Servo Port.

Table 26.7 Pin Configuration

Name	Abbrev.	I/O	Function
Compare input pin	COMP	Input	Input of pre-amplifier output result signal
Color rotary signal output pin	C.Rotary	Output	Output of chroma processing control signal
Head amplifier switch pin	H.Amp SW	Output	Output of pre-amplifier output select signal

26.5.4 Register Description

Register Configuration

Table 26.8 shows the register configuration of the high-speed switching circuit for four-head special playback.

Table 26.8 Register Configuration

Name	Abbrev.	R/W	Size	Initial Value	Address
Special playback control register	CHCR	W	Byte	H'00	H'D06E

Special Playback Control Register (CHCR)

Bit :	7	6	5	4	3	2	1	0
	V/N	HSWPOL	CRH	HAH	SIG3	SIG2	SIG1	SIG0
Initial value :	0	0	0	0	0	0	0	0
R/W :	W	W	W	W	W	W	W	W

CHCR is an 8-bit write-only register. It cannot be read. It is initialized to H'00 by a reset, or in standby or module stop mode.

Bits 7—HSW Signal Select Bit (V/N): Selects the HSW signal to be used at special playback.

Bit 7

V/N	Description
0	Video FF signal output (Initial value)
1	Narrow FF signal output

Bit 6—COMP Polarity Select Bit (HSWPOL): Selects the polarity of the COMP signal.

Bit 6

HSWPOL	Description
0	Positive (Initial value)
1	Negative

Bit 5—C.Rotary Synchronization Control Bit (CRH): Synchronizes C.Rotary signal with the OSCH signal.

Bit 5

CRH	Description
0	Synchronous (Initial value)
1	Asynchronous

Bit 4—H.AmpSW Synchronization Control Bit (HAH): Synchronizes H.AmpSW signal with the OSCH signal.

Bit 4

HAH	Description
0	Synchronous (Initial value)
1	Asynchronous

Bits 3 to 0—Signal Control (SIG3 to SIG0): These bits, combined with the state of the COMP input pin, control the outputs at the C.Rotary and H.AmpSW pins.

Bit 3	Bit 2	Bit 1	Bit 0	Output pins	
SIG3	SIG2	SIG1	SIG0	C.Rotary	H.Amp SW
0	0	*	*	L	L (Initial value)
	1	0	0	HSW	L
			1	HSW	H
		1	0	L	HSW
			1	H	HSW
1	0	0	*	HSW EX-OR COMP	COMP
		1		HSW EX-NOR COMP	COMP
	1	0		HSW E-OR RTP0	RTP0
		1		HSW EX-NOR RTP0	RTP0

Note: * Don't care.

26.6 Drum Speed Error Detector

26.6.1 Overview

Drum speed error control holds the drum at a constant revolution speed, by measuring the period of the DFG signal. A digital counter detects the speed error against a preset value. The speed error data is processed and added to phase error data in a digital filter. This filter controls a pulse-width modulated (PWM) output, which controls the revolution speed and phase of the drum. The DFG input signal is reshaped into a square wave by a reshaping circuit, and sent to the speed error detector as the DFG signal.

The speed error detector uses the system clock to measure the period of the DFG signal, and detects the error against a preset data value. The preset data is the value that results from measuring the DFG signal period with the clock signal when the drum motor is running at the correct speed.

The error detector operates by latching a counter value when it detects an edge of the DFG signal. The latched count provides 16 bits of speed error data for the digital filter to operate on. The digital filter processes and adds the speed error data to phase error data from the drum phase control system, then sends the result to the PWM as drum error data.

26.6.2 Block Diagram

Figure 26.27 shows a block diagram of the drum speed error detector.




Figure 26.27 Block Diagram of the Drum Speed Error Detector

26.6.3 Register Configuration

Table 26.9 shows the register configuration of the drum speed error detector.

Table 26.9 Register Configuration

Name	Abbrev.	R/W	Size	Initial Value	Address
Specified DFG speed preset data register	DFPR	W	Word	H'0000	H'D030
DFG speed error data register	DFER	R/W	Word	H'0000	H'D032
DFG lock upper data register	DFRUUDR	W	Word	H'7FFF	H'D034
DFG lock lower data register	DFRLDR	W	Word	H'8000	H'D036
Drum speed error detection control register	DFVCR	R/W	Byte	H'00	H'D038

26.6.4 Register Description

Specified DFG Speed Preset Data Register (DFPR)

Bit :	15	14	13	12	11	10	9	8
	DFPR15	DFPR14	DFPR13	DFPR12	DFPR11	DFPR10	DFPR9	DFPR8
Initial value :	0	0	0	0	0	0	0	0
R/W :	W	W	W	W	W	W	W	W

Bit :	7	6	5	4	3	2	1	0
	DFPR7	DFPR6	DFPR5	DFPR4	DFPR3	DFPR2	DFPR1	DFPR0
Initial value :	0	0	0	0	0	0	0	0
R/W :	W	W	W	W	W	W	W	W

The DFG speed preset data is set in DFPR. When data is written, the 16-bit preset data is sent to the preset circuit. The preset data can be calculated from the following equation by using H'8000* as the reference value.

$$\text{Specified DFG speed preset data} = \text{H}'8000 - \left(\frac{\phi s/n}{\text{DFG frequency}} - 2 \right)$$

ϕ s: Servo clock frequency (fosc/2) in Hz

DFG frequency: In Hz

Constant 2 is the presetting interval (see Figure 26.28).

ϕ s/n Clock source of the selected counter

DFPR is a 16-bit write-only register. Only a word access is valid. If a byte access is attempted, correct operation is not guaranteed. DFPR cannot be read. If a read is attempted, an undetermined value is read. DFPR is initialized to H'0000 by a reset, and in standby mode and module stop mode.

Note: The preset data value is calculated so that the counter will reach H'8000 when the error is zero. When the counter value is latched as error data in the DFG speed error data register (DFER), however, it is converted to a value referenced to H'0000.

DFG Speed Error Data Register (DFER)

Bit :	15	14	13	12	11	10	9	8
	DFER15	DFER14	DFER13	DFER12	DFER11	DFER10	DFER9	DFER8
Initial value :	0	0	0	0	0	0	0	0
R/W :	R*/W	R*/W	R*/W	R*/W	R*/W	R*/W	R*/W	R*/W

Bit :	7	6	5	4	3	2	1	0
	DFER7	DFER6	DFER5	DFER4	DFER3	DFER2	DFER1	DFER0
Initial value :	0	0	0	0	0	0	0	0
R/W :	R*/W	R*/W	R*/W	R*/W	R*/W	R*/W	R*/W	R*/W

Note: Note that only detected error data can be read.

DFER is a 16-bit read/write register that stores 16-bit DFG speed error data. When the drum motor speed is correct, the data latched in DFER is H'0000. Negative data will be latched if the speed is faster than the specified speed, and positive data if the speed is slower than the specified speed. The DFER value is sent to the digital filter either automatically or by software. Only a word access is valid. If a byte access is attempted, correct operation is not guaranteed. DFER is initialized to H'0000 by a reset, and in standby mode and module stop mode. Refer to the note Specified DFG Speed Preset Data Register (DFPR) in 26.6.4 Register Description.

DFG Lock Upper Data Register (DFRUDR)

Bit :	15	14	13	12	11	10	9	8
	DFRUDR15	DFRUDR14	DFRUDR13	DFRUDR12	DFRUDR11	DFRUDR10	DFRUDR9	DFRUDR8
Initial value :	0	1	1	1	1	1	1	1
R/W :	W	W	W	W	W	W	W	W

Bit :	7	6	5	4	3	2	1	0
	DFRUDR7	DFRUDR6	DFRUDR5	DFRUDR4	DFRUDR3	DFRUDR2	DFRUDR1	DFRUDR0
Initial value :	1	1	1	1	1	1	1	1
R/W :	W	W	W	W	W	W	W	W

DFRUDR is a 16-bit write-only register used to set the lock range on the UPPER side when drum speed lock is detected, and to set the limit value on the UPPER side when limiter function is in use. Set a signed data to DFRUDR (bit 15 is a sign-setting bit).

When lock is being detected, if the drum speed is detected within the lock range, the lock counter which has been set by DFRCS 1 and 0 bits of DFVCR register decrements the count. If the set value of DFRCS 1 and 0 matches the number of times of occurrence of locking, the computation of the digital filter in the drum phase system can be controlled automatically. Also, if the DFG speed error data exceeds the DFRUDR value within the limiter function is in use, the DFRUDR value can be used as the data for computation by the digital filter.

Only a word access is valid. If a byte access is attempted, correct operation is not guaranteed. No read is valid. If a read is attempted, an undetermined value is read out. It is initialized to H'7FFF by a reset, or in stand-by or module-stop mode.

DFG Lock LOWER Data Register (DFRLDR)

Bit :	15	14	13	12	11	10	9	8
	DFRLDR15	DFRLDR14	DFRLDR13	DFRLDR12	DFRLDR11	DFRLDR10	DFRLDR9	DFRLDR8
Initial value :	1	0	0	0	0	0	0	0
R/W :	W	W	W	W	W	W	W	W
Bit :	7	6	5	4	3	2	1	0
	DFRLDR7	DFRLDR6	DFRLDR5	DFRLDR4	DFRLDR3	DFRLDR2	DFRLDR1	DFRLDR0
Initial value :	0	0	0	0	0	0	0	0
R/W :	W	W	W	W	W	W	W	W

DFRLDR is a 16-bit write-only register used to set the lock range on the LOWER side when drum speed lock is detected, and to set the limit value on LOWER side when limiter function is in use.

Set a signed data to DFRLDR (bit 15 is a sign-setting bit).

When lock is being detected, if the drum speed is detected within the lock range, the lock counter which has been set by DFRCS 1 and 0 bits of DFVCR register decrements the count. If the set value of DFRCS 1 and 0 matches the number of times of occurrence of locking, the computation of the digital filter in the drum phase system can be controlled automatically. Also, if the DFG speed error data is under the DFRLDR value when the limiter function is in use, the DFRLDR value can be used as the data for computation by the digital filter.

Only a word access is valid. If a byte access is attempted, correct operation is not guaranteed. No read is valid. If a read is attempted, an undetermined value is read out. It is initialized to H'8000 by a reset, or in stand-by or module-stop mode.

Drum Speed Error Detection Control Register (DFVCR)

Bit :	7	6	5	4	3	2	1	0
	DFCS1	DFCS0	DFOVF	DFRFON	DF-R/UNR	DPCNT	DFRCS1	DFRCS0
Initial value :	0	0	0	0	0	0	0	0
R/W :	R/W	R/W	R/(W) ¹	R/W	R	R/W	(R) ² /W	(R) ² /W

- Notes: 1. Only 0 can be written.
2. If read-accessed, the counter value is read out.

DFVCR is an 8-bit read/write register that controls the operation of drum speed error detection. Bit 3 accepts only read, and bit 5 accepts only read and 0 write. It is initialized to H'00 by a reset, or in stand-by or module-stop mode.

Bits 7 and 6—Clock Source Selection Bits (DFCS1, DFCS0): DFCS1 and DFCS0 select the clock to be supplied to the counter. ($\phi_s = f_{osc}/2$)

Bit 7	Bit 6	Description
DFCS1	DFCS0	
0	0	ϕ_s (Initial value)
	1	$\phi_s/2$
1	0	$\phi_s/4$
	1	$\phi_s/8$

Bit 5—Counter Overflow Flag (DFOVF): DFOVF flag indicates the overflow of the 16-bit timer counter. It is cleared by writing 0. Write 0 after reading 1. Setting has the highest priority in this flag. If a flag set and 0 write occurs simultaneously, the latter is invalid.

Bit 5	
DFOVF	Description
0	Normal state. (Initial value)
1	Indicates that overflow has occurred in the counter.

Bit 4—Error Data Limit Function Selection Bit (DFRFON): Enables the error data limit function. (Limit values are the values set in the lock range data registers (DFRUUDR and DFRLDR)).

Bit 4	
DFRFON	Description
0	Disables limit function. (Initial value)
1	Enables limit function.

Bit 3—Drum Lock Flag (DF-R/UNR): Sets a flag if an underflow occurred in the drum lock counter.

Bit 3	
DF-R/UNR	Description
0	Indicates that the drum speed system is not locked. (Initial value)
1	Indicates that the drum speed system is locked.

Bit 2—Drum Phase System Filter Computation Automatic Start Bit (DPCNT): Enables the filter computation of the phase system if an underflow occurred in the drum lock counter.

Bit 2

DPCNT	Description
0	Disables the filter computation by detection of the drum lock. (Initial value)
1	Enables the filter computation of the phase system when drum lock is detected.

Bits 1 and 0—Drum Lock Counter Setting Bits (DFRCS1, DFRCS0): Sets the number of times to detect drum locks (which means the number of times DFG is detected in the range set by the lock range data register). The drum lock flag is set when the specified number of drum locks is detected. If the NCDFG signal is detected outside the lock range after data is written in DFRCS1 and DFRCS0, the data will be stored in the lock counter.

Note: If DFRCS1 or DFRCS0 is read-accessed, the counter value is read out. If bit 3 (drum lock flag) is 1 and the drum lock counter's value is 3, it indicates that the drum speed system is locked. The drum lock counter stops until lock is released after underflow.

Bit 1	Bit 0	Description
0	0	Underflow occurs after lock was detected once. (Initial value)
	1	Underflow occurs after lock was detected twice.
1	0	Underflow occurs after lock was detected three times.
	1	Underflow occurs after lock was detected four times.

26.6.5 Operation

The drum speed error detector detects the speed error based on the reference value set in the DFG specified speed preset register (DFPR). The reference value set in DFPR is preset in the counter by NCDFG signal, and the counter decrements the count by the selected clock. The timing of the counter presetting and the error data latching can be selected between the rising or falling edge of NCDFG signal. See section 26.14.4, FG Control Register (FGCR) in 26.14.4 DFG Noise Removal Circuit. The error data detected is sent to the digital filter circuit. The error data is signed binaries. The data takes a positive number (+) if the speed is slower than the specified speed, a negative number (-) if the speed is faster, or 0 if it had no error (revolving at the specified speed). Figure 26.28 shows an example of operation to detect the drum speed.

- Setting the error data limit

A limit can be set to the error data sent to the digital filter circuit using the DFG lock data register (DFRUDR, DFRLDR). Set the upper limit of the error data in DFRUDR and the lower limit in DFRLDR, and write 1 in DFRFON bit. If the error data is outside the limit range, the DFRLDR value is sent to the digital filter circuit if a negative number is latched, or the DFRUDR value if a positive number is latched, as a limit value. Be sure to turn off the limit setting (DFRFON = 0) when you set the limit value. If the limit was set with the limit setting on (DFRFON = 1), result of computation is not assured.

- Lock detection

If an error data is detected within the lock range set in the lock data register, the drum lock flag (DF-R/UNR) is set by the number of the times of locking set by DFRCS1 and DFRCS0 bits, and an interrupt is requested (IRRDRM2) at the same time. The number of the occurrence of locking (once to 4 times) before the flag is set can be specified. Use DFRCS1 and DFRCS0 bits for this purpose. The on/off status of the phase system digital filter computation can be controlled automatically by the status of lock detection when bit 5 (DPHA bit) of the drum system digital filter control register (DFIC) is 0 (phased system digital filter computation off) and DPCNT bit is 1.

- Drum system speed error detection counter

The drum system speed error detection counter stops the counter and sets the overflow flag (DFOVF) when an overflow occurs. At the same time, it generates an interrupt request (IRRDRM1). To clear DFOVF, write 0 after reading 1. If setting the flag and writing 0 take place simultaneously, the latter is invalid.

- Interrupt request

IRRDRM1 is generated by the NCDFG signal latch and the overflow of the error detection counter. IRRDRM2 is generated by detection of lock (after the detection of the specified number of times of locking).




**Figure 26.28 Example of the Drum Speed Error Detection
(When the Rising Edge of DFG is Selected)**

26.6.6 f_H Correction in Trick Play Mode

In trick play mode, the tape speed relative to the video head changes. This change alters the horizontal sync signal (f_H), causing skew. To correct the skew, the drum motor speed must be shifted to a different speed in each trick play mode, so as to obtain the normal horizontal sync frequency. To shift the drum motor speed, software should modify the value written in the specified DFG speed preset data register in the speed error detector.

This f_H correction can be expressed in terms of the basic frequency f_F of the drum as follows.

$$f_F = \frac{N_0}{N_0 + \alpha_H (1-n)} \times f_{F0}$$

Legend:

- n : Speed multiplier (FWD = positive, REV = negative)
 α_H : H alignment (1.5H in standard mode, 0.75H in 2x mode, and 0.5H in 3x mode for VHS and β systems; 1H for an 8-mm VCR)
 N_0 : Standard H numbers within field
 f_{F0} : Field frequency
NTSC: $N_0 = 262.5$, $f_{F0} = 59.94$
PAL: $N_0 = 312.5$, $f_{F0} = 50.00$

26.7 Drum Phase Error Detector

26.7.1 Overview

The drum phase control system must start after the drum motor has reached the specified revolution speed by the speed control system. Drum phase control works as follows in record and playback mode.

- **Record Mode:** Phase is controlled so that the vertical blanking intervals of the video signal to be recorded will line up along the bottom edge of the tape.
- **Playback Mode:** Phase is controlled so as to trace the recorded tracks accurately.
A counter detects the phase error against a preset value. The phase error data is processed and added to speed error data in a digital filter. This filter controls a pulse-width modulated (PWM) output, which controls the revolution phase and speed of the drum.
The DPG signal from the drum motor is reshaped into a square wave by a reshaping circuit, and sent to the phase error detector.
The phase error detector compares the phase of the DPG pulse (tach pulse), which contains video head phase information, with a reference signal. In the actual circuit, the comparison is carried out by comparing the head-switching (HSW) signal, which is delayed by a counter that is reset by DPG, with a reference signal value. The reference signal is the REF30 signal, which differs between record and playback as follows:
 - **Record:** Vsync signal extracted from the video signal to be recorded (frame rate signal, actually 1/2 Vsync).
 - **Playback:** 30 Hz or 25 Hz signal divided from the system clock.

26.7.2 Block Diagram

Figure 26.29 shows a block diagram of the drum phase error detector.




Figure 26.29 Block Diagram of Drum Phase Error Detector

26.7.3 Register Configuration

Table 26.10 shows the register configuration of the drum phase error detector.

Table 26.10 Register Configuration

Name	Abbrev.	R/W	Size	Initial Value	Address
Specified drum phase preset data register 1	DPPR1	W	Byte	H'F0	H'D03C
Specified drum phase preset data register 2	DPPR2	W	Word	H'0000	H'D03A
Drum phase error data register 1	DPER1	R/W	Byte	H'F0	H'D03D
Drum phase error data register 2	DPER2	R/W	Word	H'0000	H'D03E
Drum phase error detection control register	DPGCR	R/W	Byte	H'07	H'D039

26.7.4 Register Description

Drum Phase Preset Data Registers (DPPR1, DPPR2)

DPPR1

Bit :	7	6	5	4	3	2	1	0
	—	—	—	—	DPPR19	DPPR18	DPPR17	DPPR16
Initial value :	1	1	1	1	0	0	0	0
R/W :	—	—	—	—	W	W	W	W

DPPR2

Bit :	15	14	13	12	11	10	9	8
	DPPR15	DPPR14	DPPR13	DPPR12	DPPR11	DPPR10	DPPR9	DPPR8
Initial value :	0	0	0	0	0	0	0	0
R/W :	W	W	W	W	W	W	W	W

Bit :	7	6	5	4	3	2	1	0
	DPPR7	DPPR6	DPPR5	DPPR4	DPPR3	DPPR2	DPPR1	DPPR0
Initial value :	0	0	0	0	0	0	0	0
R/W :	W	W	W	W	W	W	W	W

The 20-bit preset data that defines the specified drum phase is set in DPPR1 and DPPR2. The 20 bits are weighted as follows: bit 3 of DPPR1 is the MSB, and bit 0 of DPPR2 is the LSB. When data is written to DPPR2, the 20-bit preset data, including DPPR1, is loaded into the preset circuit. Write to DPPR1 first, and DPPR2 next. The preset data can be calculated from the following equation by using H'8000* as the reference value.

Target phase difference = (reference signal frequency/2) – 6.5H

Drum phase preset data = H'80000 - ($\phi/s/n \times$ target phase difference)

ϕ/s : Servo clock frequency in Hz (fosc/2)

$\phi/s/n$: Clock source of selected counter

Only a word access is valid. If a byte access is attempted, correct operation is not guaranteed. No read is valid. If a read is attempted, an undetermined value is read out. DPPR1 and DPPR2 are initialized to H'F0 and H'0000 by a reset, and in standby mode.

Note: The preset data value is calculated so that the counter will reach H'80000 when the error value is zero. When the counter value is latched as error data in the drum phase error data registers (DPER1 and DPER2), however, it is converted to a value referenced to H'00000.

Drum Phase Error Data Registers (DPER1, DPER2)

DPER1

Bit :	7	6	5	4	3	2	1	0
	—	—	—	—	DPER19	DPER18	DPER17	DPER16
Initial value :	1	1	1	1	0	0	0	0
R/W :	—	—	—	—	R*/W	R*/W	R*/W	R*/W

DPER2

Bit :	15	14	13	12	11	10	9	8
	DPER15	DPER14	DPER13	DPER12	DPER11	DPER10	DPER9	DPER8
Initial value :	0	0	0	0	0	0	0	0
R/W :	R*/W	R*/W	R*/W	R*/W	R*/W	R*/W	R*/W	R*/W

Bit :	7	6	5	4	3	2	1	0
	DPER7	DPER6	DPER5	DPER4	DPER3	DPER2	DPER1	DPER0
Initial value :	0	0	0	0	0	0	0	0
R/W :	R*/W	R*/W	R*/W	R*/W	R*/W	R*/W	R*/W	R*/W

Note: * Note that only detected error data can be read.

DPER1 and DPER2 constitute a 20-bit drum phase error data register. The 20 bits are weighted as follows: bit 3 of DPER1 is the MSB, and bit 0 of DPER2 is the LSB. When the rotational phase is correct, the data H'00000 is latched. Negative data will be latched if the drum leads the correct phase, and positive data if it lags. Values in DPER1 and DPER 2 are transferred to the digital filter circuit.

DPER1 and DPER are 20-bit read/write registers. When writing data to DPER 1 and DPER2, write to DPER1 first, and then write to DPER2. Only a word access is valid. If a byte access is attempted, correct operation is not guaranteed. DPER1 and DPER2 are initialized to H'F0 and H'0000 by a reset, and in standby mode.

See the note on the drum phase preset data registers (DPPR1 and DPPR2).

Drum Phase Error Detection Control Register (DPGCR)

Bit :	7	6	5	4	3	2	1	0
	DPCS1	DPCS0	DPOVF	N/V	HSWES	—	—	—
Initial value :	0	0	0	0	0	1	1	1
R/W :	R/W	R/W	R/(W)*	R/W	R/W	—	—	—

Note: Only 0 can be written.

DPGCR is an 8-bit read/write register that controls the operation of drum phase error detection. Bits 2-0 are reserved, bit 5 accepts only read and 0 write. It is initialized to H'07 by a reset or in stand-by mode.

Bits 7 and 6—Clock Source Selection Bit (DPCS1, DPCS0): These bits select the clock supplied to the counter. ($\phi_s = f_{osc}/2$)

Bit 7	Bit 6	Description
DPCS1	DPCS0	
0	0	ϕ_s (Initial value)
	1	$\phi_s/2$
1	0	$\phi_s/4$
	1	$\phi_s/8$

Bit 5—Counter Overflow Flag (DPOVF): DPOVF flag indicates the overflow of the 20-bit counter. It is cleared by writing 0. Write 0 after reading 1. Setting has the highest priority in this flag. If a flag set and 0 write occurs simultaneously, the latter is invalid.

Bit 5	Description
DPOVF	
0	Normal state (Initial value)
1	Indicates that a overflow has occurred in the counter

Bit 4—Error Data Latch Signal Selection Bit (N/V): Selects the latch signal of error data.

Bit 4	Description
N/V	
0	HSW (VideoFF) signal (Initial value)
1	NHSW (NarrowFF) signal

Bit 3—Edge Selection Bit (HSWES): Selects the edge of the error data latch signal (HSW or NHSW).

Bit 3

HSWES	Description
0	Latches at the rising edge (Initial value)
1	Latches at the falling edge

Bits 2 to 0—Reserved: Cannot be modified and are always read as 1.

26.7.5 Operation

The drum phase error detector detects the phase error based on the reference value set in the drum specified phase preset data registers 1 and 2 (DPPR1 and DPPR2). The reference values set in DPPR1 and DPPR2 are preset in the counter by REF30P signal, and counted up by the clock selected. The latch of the error data can be selected between the rising or falling edge of HSW (NHSW). The error data detected in the error data automatic transmission mode (DFEPS bit of DFUCR = 0) is sent to the digital filter circuits automatically. In soft transmission mode (DFEPS bit of DFUCR = 1), the data written in DPER1 and DPER2 is sent to the digital filter circuit. The error data is signed binary. It takes a positive number (+) if the phase is behind the specified phase, a negative number (-) if in advance of the specified phase, or 0 if it had no phase error (revolving at the specified phase). Figures 26.30 and 26.31 show examples of operation to detect a drum phase error.

Drum Phase Error Detection Counter: The drum phase error detection counter stops counting when an overflow or latch occurs. At the same time, it generates an interrupt request (IRRDRM3), and sets the overflow flag (DPOVF) if an overflow occurred. To clear DPOVF, write 0 after reading 1. If setting the flag and writing 0 take place simultaneously, the latter is invalid.

Interrupt Request: IRRDRM3 is generated by the HSW (NHSW) signal latch and the overflow of the error detection counter.




Figure 26.30 Drum Phase Control in Playback Mode (HSW Rising Edge Selected)




Figure 26.31 Drum Phase Control in Record Mode (HSW Rising Edge Selected)

26.7.6 Phase Comparison

The phase comparison circuit measures the difference of time between the reference signal and the comparing signal with a digital counter. REF30 signal is used for the reference signal, and HSW signal (VideoFF) or NHSW signal (NarrowFF) from the HSW timing generator is used for the comparing signal. In record mode, however, the phase of REF30 signal is the same as that of the vertical sync signal (Vsync) because the reference signal generator (REF30 generator) is reset by the vertical sync signal (Vsync) in the video signals.

The error detection counter latches data at the rising or falling edge of HSW signal. The digital filter circuit performs computation using this data as 20-bit phase error data. After processing and adding the phase error data and the speed error data from the drum speed control system, the digital filter circuit sends the data as the error data of the drum system to the PWM modulation circuit.

26.8 Capstan Speed Error Detector

26.8.1 Overview

Capstan speed control holds the capstan motor at a constant revolution speed, by measuring the period of the CFG signal. A digital counter detects the speed error against a preset value. The speed error data is added to phase error data in a digital filter. This filter controls a pulse-width modulated (PWM) output, which controls the revolution speed and phase of the capstan motor. The CFG input signal is downloaded by the comparator circuit, then reshaped into a square wave by a reshaping circuit, divided by the CFG divider, and sent to the speed error detector as the DVCFG signal.

The speed error detector uses the system clock to measure the period of the DVCFG signal, and detects the error against a preset data value. The preset data is the value that results from measuring the DVCFG signal period with the clock signal when the capstan motor is running at the correct speed.

The error detector operates by latching a counter value when it detects an edge of the DVCFG signal. The latched count provides 16 bits of speed error data for the digital filter to operate on. The digital filter adds the speed error data to phase error data from the capstan phase control system, then sends the result to the PWM as capstan error data.

26.8.2 Block Diagram

Figure 26.32 shows a block diagram of the capstan speed error detector.




Figure 26.32 Block Diagram of Capstan Speed Error Detector

26.8.3 Register Configuration

Table 26.11 shows the register configuration of the capstan speed error detector.

Table 26.11 Register Configuration

Name	Abbrev.	R/W	Size	Initial Value	Address
Specified CFG speed preset data register	CFPR	W	Word	H'0000	H'D050
CFG speed error data register	CFER	R/W	Word	H'0000	H'D052
CFG lock upper data register	CFRUDR	W	Word	H'7FFF	H'D054
CFG lock lower data register	CFRLDR	W	Word	H'8000	H'D056
Capstan speed error detection control register	CFVCR	R/W	Byte	H'00	H'D058

26.8.4 Register Description

Specified CFG Speed Preset Data Register (CFPR)

Bit :	15	14	13	12	11	10	9	8
	CFPR15	CFPR14	CFPR13	CFPR12	CFPR11	CFPR10	CFPR9	CFPR8
Initial value :	0	0	0	0	0	0	0	0
R/W :	W	W	W	W	W	W	W	W
Bit :	7	6	5	4	3	2	1	0
	CFPR7	CFPR6	CFPR5	CFPR4	CFPR3	CFPR2	CFPR1	CFPR0
Initial value :	0	0	0	0	0	0	0	0
R/W :	W	W	W	W	W	W	W	W

The 16-bit preset data that defines the specified CFG speed is set in CFPR. When data is written, the 16-bit preset data is sent to the preset circuit. The preset data can be calculated from the following equation by using H'8000* as the reference value.

CFG speed preset data = H'8000 – ($\frac{\phi s/n}{\text{DVCFG frequency}}$ – 2)

φs: Servo clock frequency in Hz (f_{osc}/2)

DVCFG frequency: In Hz

The constant 2 is the preset interval (see figure 26.33).

φs/n: Clock source of the selected counter

CFPR is a 16-bit write-only register. Only a word acces is valid. If a byte access is attempted, correct operation is not guaranteed. CFPR is initialized to H'0000 by a reset.

Note: The preset data value is calculated so that the counter will reach H'8000 when the error is zero. When the counter value is latched as error data in the CFG speed error data register (CFER), however, it is converted to a value referenced to H'0000.

CFG Speed Error Data Register (CFER)

Bit :	15	14	13	12	11	10	9	8
	CFER15	CFER14	CFER13	CFER12	CFER11	CFER10	CFER9	CFER8
Initial value :	0	0	0	0	0	0	0	0
R/W :	R*/W	R*/W	R*/W	R*/W	R*/W	R*/W	R*/W	R*/W

Bit :	7	6	5	4	3	2	1	0
	CFER7	CFER6	CFER5	CFER4	CFER3	CFER2	CFER1	CFER0
Initial value :	0	0	0	0	0	0	0	0
R/W :	R*/W	R*/W	R*/W	R*/W	R*/W	R*/W	R*/W	R*/W

Note: Note that only detected error data can be read.

CFER is a 16-bit read/write register that stores 16-bit CFG speed error data. When the speed of the capstan motor is correct, the data latched in CFER is H'0000. Negative data will be latched if the speed is faster than the specified speed, and positive data if the speed is slower than the specified speed. The CFER value is sent to the digital filter either automatically or by software. Only a word access is valid. If a byte access is attempted, correct operation is not guaranteed. CFER is initialized to H'0000 by a reset, and in module stop mode and standby mode. See the note on the specified CFG speed preset data register (CFPR) in section 26.8.4.

CFG Lock UPPER Data Register (CFRUDR)

Bit :	15	14	13	12	11	10	9	8
	CFRUDR15	CFRUDR14	CFRUDR13	CFRUDR12	CFRUDR11	CFRUDR10	CFRUDR9	CFRUDR8
Initial value :	0	1	1	1	1	1	1	1
R/W :	W	W	W	W	W	W	W	W

Bit :	7	6	5	4	3	2	1	0
	CFRUDR7	CFRUDR6	CFRUDR5	CFRUDR4	CFRUDR3	CFRUDR2	CFRUDR1	CFRUDR0
Initial value :	1	1	1	1	1	1	1	1
R/W :	W	W	W	W	W	W	W	W

CFRUDR is a 16-bit write-only register used to set the lock range on the UPPER side when capstan speed lock is detected, and to set the limit value on the UPPER side when limiter function is in use.

When lock is being detected, if the capstan speed is detected within the lock range, the lock counter which has been set by CFRCS1 and CFRCS0 bits of CFVCR register decrements the count. If the set value of CFRCS1 and CFRCS0 matches the number of times of occurrence of locking, the computation of the digital filter in the capstan phase system can be controlled automatically. Also, if the CFG speed error data exceeds the CFRUDR value when the limiter function is in use, the CFRUDR value can be used as the data for computation by the digital filter. Only a word access is valid. If a byte access is attempted, correct operation is not guaranteed. A read is invalid. If a read is attempted, an undetermined value is read out. It is initialized to H'7FFF by a reset, or in stand-by or module-stop mode.

CFG Lock LOWER Data Register (CFRLDR)

Bit :	15	14	13	12	11	10	9	8
	CFRLDR15	CFRLDR14	CFRLDR13	CFRLDR12	CFRLDR11	CFRLDR10	CFRLDR9	CFRLDR8
Initial value :	1	0	0	0	0	0	0	0
R/W :	W	W	W	W	W	W	W	W

Bit :	7	6	5	4	3	2	1	0
	CFRLDR7	CFRLDR6	CFRLDR5	CFRLDR4	CFRLDR3	CFRLDR2	CFRLDR1	CFRLDR0
Initial value :	0	0	0	0	0	0	0	0
R/W :	W	W	W	W	W	W	W	W

CFRLDR is a 16-bit write-only register used to set the lock range on the LOWER side when capstan speed lock is detected, and to set the limit value on LOWER side when limiter function is in use.

When lock is being detected, if the drum speed is detected within the lock range, the lock counter that has been set by CFRCS 1 and 0 bits of CFVCR register decrements the count. If the set value of CFRCS 1 and 0 matches the number of times of occurrence of locking, the computation of the digital filter in the drum phase system can be controlled automatically. Also, if the CFG speed error data is under the CFRLDR value when the limiter function is in use, the CFRLDR value can be used as the data for computation by the digital filter.

Only a word access is valid. If a byte access is attempted, correct operation is not guaranteed. No read is valid. If a read is attempted, an undetermined value is read out. It is initialized to H'8000 by a reset, or in stand-by or module-stop mode.

Capstan Speed Error Detection Control Register (CFVCR)

Bit :	7	6	5	4	3	2	1	0
	CFCS1	CFCS0	CFOVF	CFRFON	CF-R/UNR	CPCNT	CFRCS1	CFRCS0
Initial value :	0	0	0	0	0	0	0	0
R/W :	R/W	R/W	R/(W) ¹	R/W	R	R/W	(R) ² /W	(R) ² /W

- Notes: 1. Only 0 can be written.
2. If read-accessed, the counter value is read out.

CFVCR is an 8-bit read/write register that controls the operation of capstan speed error detection. Bit 3 accepts only read, and bit 5 accepts only read and 0 write. It is initialized to H'00 by a reset, or in stand-by or module-stop mode.

Bits 7 and 6—Clock Source Selection Bits (CFCS1, CFCS0): CFCS1 and CFCS0 select the clock to be supplied to the counter. ($\phi_s = f_{osc}/2$)

Bit 7	Bit 6	
CFCS1	CFCS0	Description
0	0	ϕ_s (Initial value)
	1	$\phi_s/2$
1	0	$\phi_s/4$
	1	$\phi_s/8$

Bit 5—Counter Overflow Flag (CFOVF): CFOVF flag indicates overflow of the 16-bit counter. It is cleared by writing 0. Write 0 after reading 1. Setting has the highest priority in this flag. If a flag set and 0 write occurs simultaneously, the latter is invalid.

Bit 5	
CFOVF	Description
0	Normal state. (Initial value)
1	Indicates that a overflow has occurred in the counter.

Bit 4—Error Data Limit Function Selection Bit (CFRFON): Enables the error data limit function. (Limit values are the values set in the lock range data register (CFRUDR, CFRLDR)).

Bit 4	
CFRFON	Description
0	Disables limit function. (Initial value)
1	Enables limit function.

Bit 3—Capstan Lock Flag (CF-R/UNR): Sets a flag if an underflow occurred in the capstan lock counter.

Bit 3	
CF-R/UNR	Description
0	Indicates that the capstan speed system is not locked. (Initial value)
1	Indicates that the capstan speed system is locked.

Bit 2—Capstan Phase System Filter Computation Automatic Start Bit (CPCNT): Enables the filter computation of the phase system if an underflow occurred in the capstan lock counter.

Bit 2

CPCNT	Description
0	Disables the filter computation by detection of the capstan lock. (Initial value)
1	Enables the filter computation of the phase system when capstan lock is detected.

Bits 1 and 0—Capstan Lock Counter Setting Bits (CFRCS1, CFRCS0): Sets the number of times to detect capstan locks (DVCFG has been detected in the rage set by the lock range data register). The capstan lock flag is set when the specified number of capstan lock is detected. If the DVCFG signal is detected outside the lock range after data is written in CFRCS1 and CFRCS0, the data will be stored in the lock counter.

Note: If CFRCS1 or CFRCS0 is read-accessed, the counter value is read out. If bit 3 (capstan lock flag) is 1 and the capstan lock counter's value is 3, it indicates that the capstan speed system is locked. The capstan lock counter stops until lock is released after underflow.

Bit 1	Bit 0	Description
CFRCS1	CFRCS0	
0	0	Underflow occurs after lock was detected once (Initial value)
	1	Underflow occurs after lock was detected twice
1	0	Underflow occurs after lock was detected three times
	1	Underflow occurs after lock was detected four times

26.8.5 Operation

The capstan speed error detector detects the speed error based on the reference value set in the CFG specified speed preset register (CFPR). The reference value set in CFPR is preset in the counter by the DVCFG signal, and the counter decrements the count by the selected clock. The timing of the counter presetting and the error data latching can be selected between the rising or falling edge of DVCFG signal. See DVCFG Control Register (CDVC) in section 26.14.3, CFG Frequency Divider. The error data detected is sent to digital filter circuit. The error data is signed binaries. The data takes a positive number (+) if the speed is slower than the specified speed, a negative number (-) if the speed is faster, or 0 if it had no error (revolving at the specified speed). Figure 26.33 shows an example of operation to detect the capstan speed.

Setting the Error Data Limit: A limit can be set to the error data sent to the digital filter circuit using the CFG lock data register (CFRUDR, CFRLDR). Set the upper limit of the error data in CFRUDR and the lower limit in CFRLDR, and write 1 in CFRFON bit. If the error data is outside the limit range, the CFRLDR value is sent to the digital filter circuit if a negative number is latched, or the CFRUDR value if a positive number is latched, as a limit value. Be sure to turn off the limit setting (CFRFON = 0) when you set the limit value. If the limit was set with the limit setting on (CFRFON = 1), result of computation is not assured.

Lock Detection: If an error data is detected within the lock range set in the lock data register, the capstan lock flag (CF-R/UNR) is set by the number of the times of locking set by CFRCS1 and CFRCS0 bits, and an interrupt is requested (IRRCAP2) at the same time. The number of the occurrence of locking (once to 4 times) before the flag is set can be specified. Use CFRCS1 and CFRCS0 bits for this purpose. The on/off state of the phase system digital filter computation can be controlled automatically by the status of lock detection when bit 5 (CPHA bit) of the capstan system digital filter control register (CFIC) is 0 (phased system digital filter computation off) and DPCNT bit is 1.

Capstan System Speed Error Detection Counter: The capstan system speed error detection counter stops the counter and sets the overflow flag (CFOVF) when an overflow occurs. At the same time, it generates an interrupt request (IRRCAP1). To clear CFOVF, write 0 after reading 1. If setting the flag and writing 0 take place simultaneously, the latter is invalid.

Interrupt Request: IRRCAP1 is generated by the DVCFG signal latch and the overflow of the error detection counter. IRRCAP2 is generated by detection of lock (after the detection of the specified number of times of locking).




Figure 26.33 Example of the Capstan Speed Error Detection

26.9 Capstan Phase Error Detector

26.9.1 Overview

The capstan phase control system must start operation after the capstan motor has reached the specified speed by the speed control system. The capstan phase control system operates as follows in record/playback mode:

- Record mode: Controls the tape running so that it may run at a specified speed together with the speed control system.
- Playback mode: Controls the tape running so that the recorded track may be traced correctly.

Any error deviated from the reference phase is detected by the digital counter. This phase error data and the speed error data is processed and added by the digital filter circuit to control the PWM output. The phase and speed of the capstan, in turn, is control this PWM output.

The control signal of the capstan phase control in the record mode differ from that in playback mode. In record mode, the control is performed by the DVCFG2 signal which is generated by dividing the frequencies of the reference signal (REF30P or CREF) and the CFG signal. In playback mode, it is performed by divided rising signal (DVCTL) of the reference signal (CAPREF30) and the playback control pulse (PB-CTL).

The reference signal in record and playback modes are as follows:

- Record mode: $1/2V_{sync}$ signal extracted from the video signal to be recorded.
- Playback mode: Signal generated by dividing the PB-CTL signal (DVCTL) at its rising edge.

26.9.2 Block Diagram

Figure 26.34 shows the block diagram of the capstan phase error detector.

26.9.3 Register Configuration

Table 26.12 shows the register configuration of the capstan phase error detector.

Table 26.12 Register Configuration

Name	Abbrev.	R/W	Size	Initial Value	Address
Specified Capstan phase preset data register 1	CPPR1	W	Byte	H'F0	H'D05C
Specified Capstan phase preset data register 2	CPPR2	W	Word	H'0000	H'D05A
Capstan phase error data register 1	CPER1	R/W	Byte	H'F0	H'D05D
Capstan phase error data register 2	CPER2	R/W	Word	H'0000	H'D05E
Capstan phase error detection control register	CPGCR	R/W	Byte	H'07	H'D059

26.9.4 Register Description

Specified Capstan Phase Preset Data Registers (CPPR1, CPPR2)

CPPR1

Bit :	7	6	5	4	3	2	1	0
	—	—	—	—	CPPR19	CPPR18	CPPR17	CPPR16
Initial value :	1	1	1	1	0	0	0	0
R/W :	—	—	—	—	W	W	W	W

CPPR2

Bit :	15	14	13	12	11	10	9	8
	CPPR15	CPPR14	CPPR13	CPPR12	CPPR11	CPPR10	CPPR9	CPPR8
Initial value :	0	0	0	0	0	0	0	0
R/W :	W	W	W	W	W	W	W	W

Bit :	15	14	13	12	11	10	9	8
	CPPR15	CPPR14	CPPR13	CPPR12	CPPR11	CPPR10	CPPR9	CPPR8
Initial value :	0	0	0	0	0	0	0	0
R/W :	W	W	W	W	W	W	W	W

The 20-bit preset data that defines the specified capstan phase is set in CPPR1 and CPPR2. The 20 bits are weighted as follows: bit 3 of CPPR1 is the MSB. Bit 0 of CPPR2 is the LSB. When CPPR2 is written to, the 20-bit preset data, including CPPR1, is loaded into the preset circuit. Write to CPPR1 first, and CPPR2 next. The preset data can be calculated from the following equation by using H'80000* as the reference value.

Target phase difference = Reference signal frequency/2

Capstan phase preset data = H'80000 – (ϕ s/n $\times$ target phase difference)

ϕ s: Servo clock frequency in Hz ($f_{osc}/2$)

ϕ s/n: Clock source of selected counter

Only a word access is valid. If a byte access is attempted, correct operation is not guaranteed. No read is valid. If a read is attempted, an undetermined value is read out. CPPR1 and CPPR2 are initialized to H'F0 and H'0000 by a reset, and in standby mode.

Note: The preset data value is calculated so that the counter will reach H'80000 when the error is zero. When the counter value is latched as error data in the capstan phase error data registers (CPER1 and CPER2), however, it is converted to a value referenced to H'00000.

Capstan Phase Error Data Registers (CPER1, CPER2)

Bit :	7	6	5	4	3	2	1	0
	—	—	—	—	CPER19	CPER18	CPER17	CPER16
Initial value :	1	1	1	1	0	0	0	0
R/W :	—	—	—	—	R*/W	R*/W	R*/W	R*/W
Bit :	15	14	13	12	11	10	9	8
	CPER15	CPER14	CPER13	CPER12	CPER11	CPER10	CPER9	CPER8
Initial value :	0	0	0	0	0	0	0	0
R/W :	R*/W	R*/W	R*/W	R*/W	R*/W	R*/W	R*/W	R*/W
Bit :	7	6	5	4	3	2	1	0
	CPER7	CPER6	CPER5	CPER4	CPER3	CPER2	CPER1	CPER0
Initial value :	0	0	0	0	0	0	0	0
R/W :	R*/W	R*/W	R*/W	R*/W	R*/W	R*/W	R*/W	R*/W

Note: Note that only detected error data can be read.

CPER1 and CPER2 constitute a 20-bit capstan phase error data register. The 20 bits are weighted as follows: bit 3 of CPER1 is the MSB. Bit 0 of CPER2 is the LSB. When the rotational phase is correct, the data H'00000 is latched. Negative data will be latched if the phase leads the correct phase, and positive data if it lags. Values in CPER1 and CPER 2 are transferred to the digital filter circuit.

CPER1 and CPER are 20-bit read/write registers. When writing data to CPER 1 and CPER2, write to CPER1 first, and then write to CPER2. Only a word access is valid. If a byte access is attempted, correct operation is not guaranteed. CPER1 and CPER2 are initialized to H'F0 and H'0000 by a reset, and in standby mode.

See the note on the capstan phase preset data registers (CPPER1 and CPPER2) in section 26.9.4.

Capstan Phase Error Detection Control Register (CPGCR)

Bit :	7	6	5	4	3	2	1	0
	CPCS1	CPCS0	CPOVF	CR/RF	SELCFG2	—	—	—
Initial value :	0	0	0	0	0	1	1	1
R/W :	R/W	R/W	R/(W)*	R/W	R/W	—	—	—

Note: Only 0 can be written

CPGCR is an 8-bit read/write register that controls the operation of capstan phase error detection. Bits 2-0 are reserved, and bit 5 accepts only read and 0 write. It is initialized to H'07 by a reset or in stand-by mode.

Bits 7 and 6—Clock Source Selection Bit (CPCS1, CPCS0): These bits select the clock supplied to the counter. ($\phi_s = f_{osc}/2$)

Bit 7	Bit 6	Description
CPCS1	CPCS0	
0	0	ϕ_s (Initial value)
	1	$\phi_s/2$
1	0	$\phi_s/4$
	1	$\phi_s/8$

Bit 5—Counter Overflow Flag (CPOVF): CPOVF flag indicates the overflow of the 20-bit counter. It is cleared by writing 0. Write 0 after reading 1. Setting has the highest priority in this flag. If a flag set and 0 write occurs simultaneously, the latter is invalid.

Bit 5

CPOVF	Description
0	Normal state (Initial value)
1	Indicates that a overflow has occurred in the counter

Bit 4—Preset Signal Selection Bit (CR/RF): Selects the preset signal.

Bit 4

CR/RF	Description
0	Presets REF30P (Initial value)
1	Presets CREF signal

Bit 3—Latch Signal Selection Bit (SELCFG2): Selects the counter preset signal and the error data latch signal data in PB (ASM) mode.

Bit 3

SELCFG2	Description
0	Presets CAPREF30 signal; latches DVCTL signal (Initial value)
1	Presets REF30P (CREF) signal; latches DVCFG2 signal

Bits 2 to 0—Reserved: Cannot be modified and are always read as 1.

26.9.5 Operation

The capstan phase error detector detects the phase error based on the reference value set in the capstan specified phase preset data registers 1 and 2 (CPPR1 and CPPR2). The reference values set in CPPR1 and CPPR2 are preset in the counter by REF30P (CREF) signal or CAPREF signal, and counted up by the clock selected. The latching of the error data is performed by DVCTL or DVCFG2.

The error data detected in the error data automatic transmission mode (CFEPS bit of DFUCR = 0) is sent to the digital filter circuit automatically. In soft transmission mode (CFEPS bit of DFUCR = 1), the data written in CPER1 and CPPR2 is sent to the digital filter circuit. The error data is signed binary. It takes a positive number (+) if the phase is behind the specified phase, a negative number (-) if in advance of the specified phase, or 0 if it had no phase error (revolving at the specified phase). Figures 26.35 and 26.36 show examples of operation to detect a capstan phase error.

Capstan Phase Error Detection Counter: The capstan phase error detection counter stops counting when an overflow or latch occurs. At the same time, it generates an interrupt request (IRRCAP3), and sets the overflow flag (CPOVF) if overflow occurred. To clear CPOVF, write 0 after reading 1. If setting the flag and writing 0 take place simultaneously, the latter is invalid.

Interrupt Request: IRRCAP3 is generated by the DVCTL or DVCFG2 signal latch and the overflow of the error detection counter.




Figure 26.35 Capstan Phase Control in Playback Mode




Figure 26.36 Capstan Phase Control in Record Mode

26.10 X-Value and Tracking Adjustment Circuit

26.10.1 Overview

To maintain compatibility with other VCRs, an on-chip adjustment circuit adjusts the phase of the reference signal (internal reference signal (REF30) or external reference signal (EXCAP)) during playback. Because of manufacturing tolerances, the physical distance between the video head and control head (the X-value; 79.244 mm) may vary from set to set, so when a tape that was recorded on a different set is played back, the phase of the reference signal may need to be adjusted. The adjustment can be made by a register setting. The same setting can adjust the rotational phase of the capstan motor to maintain positional alignment (tracking alignment) of the video head with the recorded tracks in autotracking, or when tracks that were recorded with an EP head are traced by a wider head. These tracking adjustments can be made by the acquisition of the envelope signal by the A/D converter.

26.10.2 Block Diagram

The adjustment circuit consists of a 10-bit counter clocked by the system clock (ϕ s or ϕ s/2), and two down-counters with load registers. Individual setting of X-value adjustment can be made by X-value data register (XDR) and tracking adjustment by TRK data register (TRDR). The reference signal clears the 10-bit counter and sets the load register value in the down-counter with two load registers. After the adjusted reference signal is generated, clock supply stops and the circuit halts until the next reference signal is input. REF30 signal can be divided as necessary. Figure 26.37 shows a block diagram.




Figure 26.37 Block Diagram of X-Value Adjustment Circuit

26.10.3 Register Description

Register Configuration

Table 26.13 shows the register configuration of X-value correction and tracking correction circuits.

Table 26.13 Register Configuration

Name	Abbrev.	R/W	Size	Initial Value	Address
X-value and TRK-value control register	XTCR	R/W	Byte	H'80	H'D074
X-value data register	XDR	W	Word	H'F000	H'D070
TRK-value data register	TRDR	W	Word	H'F000	H'D072

X-Value and TRK-Value Control Register (XTCR)

Bit :	7	6	5	4	3	2	1	0
	—	CAPRF	AT/MÜ	TRK/X	EXC/REF	XCS	DVREF1	DVREF0
Initial value :	1	0	0	0	0	0	0	0
R/W :	—	W	W	W	W	W	R*/W	R*/W

XTCR is an 8-bit register to determine the X-value and TRK-value correction circuits. Bits 6 to 2 are write-only bits. No read is valid. If a read is attempted, an undetermined value is read out. Bits 1 and 0 are read/write bits. Only a byte access is valid for XTCR. If a word access is attempted, correct operation is not guaranteed.

It is initialized to H'80 by a reset, or in stand-by or module stop mode.

Bit 7—Reserved: Cannot be modified and is always read as 1.

Bit 6—External Sync Signal Edge Selection Bit (CAPRF): Selects the EXCAP edge when a selection is made to generate external sync signals.

Bit 6

CAPRF	Description
0	Signal generated at the rising edge of EXCAP. (Initial value)
1	Signal generated at both edges of EXCAP.

Bit 5—Capstan Phase Correction Auto/Manual Selection Bit (AT/ $\overline{\text{MU}}$): Selects whether the generation of the correction reference signal (CAPREF30) for capstan phase control is controlled automatically or manually depending on the status of the ASM and REC/ $\overline{\text{PB}}$ bits of CTL mode register.

Bit 5

AT/ $\overline{\text{MU}}$	Description
0	Manual mode (Initial value)
1	Auto mode

Bit 4—Capstan Phase Correction Register Selection Bit (TRK/ $\overline{\text{X}}$): Determines the method to generate the CAPREF30 signal when AT/ $\overline{\text{MU}}$ bit is 0.

Bit 4

TRK/ $\overline{\text{X}}$	Description
0	Generates CAPREF30 only by the set value of XDR. (Initial value)
1	Generates CAPREF30 by the set value of XDR and TRDR.

Bit 3—Reference Signal Selection Bit (EXC/REF): Selects the reference signal to generate the correction reference signal (CAPREF30).

Bit 3

EXC/REF	Description
0	Generates the signal based on REF30P. (Initial value)
1	Generates the signal based on the external reference signal.

Bit 2—Clock Source Selection Bit (XCS): Selects the clock source to be supplied to the 10-bit counter.

Bit 2

XCS	Description
0	ϕS (Initial value)
1	$\phi\text{S}/2$

Bits 1 and 0—REF30P Division Ratio Selection Bit (DVREF1, DVREF0): Selects the division value of REF30P. If it is read-accessed, the counter value is read out. (The selected division value is set by the UDF of the counter.)

Bit 1	Bit 0	Description
DVREF1	DVREF0	
0	0	Division in 1 (Initial value)
	1	Division in 2
1	0	Division in 3
	1	Division in 4

X-Value Data Register (XDR)

Bit :	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	—	—	—	—	XD11	XD10	XD9	XD8	XD7	XD6	XD5	XD4	XD3	XD2	XD1	XD0
Initial value :	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0
R/W :	—	—	—	—	W	W	W	W	W	W	W	W	W	W	W	W

The X-value data register (XDR) is an 16-bit write-only register. No read is valid. If a read is attempted, an undetermined value is read out. Only a word access is valid. If a byte access is attempted, correct operation is not guaranteed.

Set an X-value correction data to XDR, except a value which is beyond the cycle of the CTL pulse. If $AT/\overline{MU} = 0$, $TRK/\overline{X} = 0$ is set, CAPREF30 can be generated only by setting the XDR.

Set an X-value and TRK correction value in PB mode, and X- value in REC mode.

It is initialized to H'F000 by a reset, or in stand-by or module stop mode.

TRK-Value Data Register (TRDR)

Bit :	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	—	—	—	—	TRD11	TRD10	TRD9	TRD8	TRD7	TRD6	TRD5	TRD4	TRD3	TRD2	TRD1	TRD0
Initial value :	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0
R/W :	—	—	—	—	W	W	W	W	W	W	W	W	W	W	W	W

The TRK-value data register (TRDR) is an 16-bit write-only register. No read is valid. If a read is attempted, an undetermined value is read out. Only a word access is valid. If a byte access is attempted, correct operation is not guaranteed.

Set an TRK-value correction data to TRDR, except a value which is beyond the cycle of the CTL pulse. It is initialized to H'F000 by a reset, or in stand-by or module stop mode.

26.11 Digital Filters

26.11.1 Overview

The digital filters required in servo control make extensive use of multiply-accumulate operations on signed integers (error data) and coefficients. A filter computation circuit (digital filter computation circuit) is provided in on-chip hardware to reduce the load on software, and to improve processing efficiency. Figure 26.38 shows a block diagram of the filter circuit configuration.

The filter circuit includes a high-speed 24-bit $\times$ 16-bit multiplier-accumulator, an arithmetic buffer, and an I/O processor. The digital filter computations are carried out by the high-speed multiplier-accumulator. The arithmetic buffer stores coefficients and gain constants needed in the filter computations, which are referenced by the high-speed multiplier-accumulator.

The I/O processor is activated by a frequency generator signal, and determines what operation is carried out. When activated, it reads the speed error and phase error from the speed and phase error detectors and sends them to the accumulator.

When the filter computation is completed, the I/O processor reads the result from the accumulator and sends it to a 12-bit PWM. At this time, the accumulation result gain can be controlled.

26.11.2 Block Diagram




Figure 26.38 Block Diagram of Digital Filter Circuit




Figure 26.39 Digital Filter Representation

26.11.3 Arithmetic Buffer

This buffer stores computational data used in the digital filters. See table 26.14. Write access is limited to the gain and coefficient data (Z^{-1}). The other data is used by hardware. None of the data can be read.

Table 26.14 Arithmetic Buffer Register Configuration

				Buffer Data Length		
	Arithmetic Data	Gain or Coefficient	Processing Data	16 bits	16 bits	16 bits
				◀	▶	◀▶
Phase system	Ep					
	Upn					
	Upn-1 (Zp^{-1})					
	Vpn					
	Tp					
	Y					
		Ap				
		Bp				
		GKp				
		Ofp				
			Ap × Epn			
			Bp × Vpn			
Speed system	Es					
	Xsn					
	Usn					
	Usn-1 (Zs^{-1})					
	Vsn					
	Ws					
		As				
		Bs				
		GKs				
		Ofs				
			As × Xsn			
			Bs × Vsn			
Error output	PWM					

Legend:  Valid bits  Non-existent bits

↑
Decimal point

26.11.4 Register Configuration

Table 26.15 shows the register configuration of the digital circuit.

Table 26.15 Register Configuration

Name	Abbrev.	R/W	Size	Initial Value	Address
Capstan phase gain constant	CGKp	W	Word	Undetermined	H'D010
Capstan speed gain constant	CGKs	W	Word	Undetermined	H'D012
Capstan phase coefficient A	CAP	W	Word	Undetermined	H'D014
Capstan phase coefficient B	CBp	W	Word	Undetermined	H'D016
Capstan speed coefficient A	CAs	W	Word	Undetermined	H'D018
Capstan speed coefficient B	CBs	W	Word	Undetermined	H'D01A
Capstan phase offset	COfp	W	Word	Undetermined	H'D01C
Capstan speed offset	COfs	W	Word	Undetermined	H'D01E
Drum phase gain constant	DGKp	W	Word	Undetermined	H'D000
Drum speed gain constant	DGKs	W	Word	Undetermined	H'D002
Drum phase coefficient A	DAP	W	Word	Undetermined	H'D004
Drum phase coefficient B	DBp	W	Word	Undetermined	H'D006
Drum speed coefficient A	DAs	W	Word	Undetermined	H'D008
Drum speed coefficient B	DBs	W	Word	Undetermined	H'D00A
Drum phase offset	DOfp	W	Word	Undetermined	H'D00C
Drum speed offset	DOfs	W	Word	Undetermined	H'D00E
Drum system speed delay initialization register	DZs	W	Word	H'F000	H'D020
Drum system phase delay initialization register	DZp	W	Word	H'F000	H'D022
Capstan system speed delay initialization register	CZs	W	Word	H'F000	H'D024
Capstan system phase delay initialization register	CZp	W	Word	H'F000	H'D026
Drum system digital filter control register	DFIC	R/W	Byte	H'80	H'D028
Capstan system digital filter control register	CFIC	R/W	Byte	H'80	H'D029
Digital filter control register	DFUCR	R/W	Byte	H'C0	H'D02A

26.11.5 Register Description

Gain Constants (DGKp, DGKs, CGKp, CGKs)

Bit :	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Initial value :	*	*	*	*	*	*	*	*	*	*	*	*	*	*	*	*
R/W :	W	W	W	W	W	W	W	W	W	W	W	W	W	W	W	W

Note: * Initial value is uncertain.

These registers are 16-bit write-only buffers that set accumulation gain of the digital filter. Only a word access is valid. Accumulation gain can be set to gain 1 value as maximum value. If a byte access is attempted, correct operation is not guaranteed. If a read is attempted, an undetermined value is read out.

These registers are not initialized by a reset or in standby mode. Be sure to write data in them before processing starts.

In the digital filter, output gain and accumulation gain can be adjusted separately. Take output gain into account when setting accumulation gain.

Coefficients (DAp, DBp, DAs, DBs, CAp, CBp, CAs, CBs)

Bit :	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Initial value :	*	*	*	*	*	*	*	*	*	*	*	*	*	*	*	*
R/W :	W	W	W	W	W	W	W	W	W	W	W	W	W	W	W	W

Note: * Initial value is uncertain.

These registers are 16-bit write-only buffers that determine the cutoff frequency f1 and f2. Only a word access is valid. If a byte access is attempted, correct operation is not guaranteed. If a read is attempted, an undetermined value is read out.

These registers are not initialized by a reset or in standby mode. Be sure to write data in them before processing starts.

In the digital filter, output gain and accumulation gain can be adjusted separately. Take output gain into account when setting accumulation gain.

Offset (DOfp, DOfs, COfp, COfs)

Bit :	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Initial value :	*	*	*	*	*	*	*	*	*	*	*	*	*	*	*	*
R/W :	W	W	W	W	W	W	W	W	W	W	W	W	W	W	W	W

Note: * Initial value is uncertain.

These registers are 16-bit write-only buffers that set offset level of digital filter output. Only a word access is valid. If a byte access is attempted, correct operation is not guaranteed. If a read is attempted, an undetermined value is read out.

These registers are not initialized by a reset or in standby mode. Be sure to write data in them before processing starts.

In this digital filter, output gain adjustment ($\times 1, 2, 4, 8, 16, 32, 64$) after offset adding is enabled. Take output gain into account when setting accumulation gain.

Delay Initialization Register (CZp, CZs, DZp, DZs)

Bit :	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Initial value :	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0
R/W :	—	—	—	—	W	W	W	W	W	W	W	W	W	W	W	W

The delay initialization register is a 16-bit write-only register. Only a word access is valid. If a byte access is attempted, correct operation is not guaranteed. If a read is attempted, an undetermined value is read out.

It is initialized to H'F000 by a reset, or in stand-by or module stop mode. The MSB of 12-bit data (bit 11) is a sign bit.

Loading to Z^{-1} is performed automatically by bits 4 and 3 of CFIC and DFIC (CZPON, CZSON, DZPON, DZSON). Writing in register is always available, but loading in Z^{-1} is not possible when the digital filter is performing computation in relation to such register. In such a case, loading to Z^{-1} will be done the next time computation begins.

Drum System Digital Filter Control Register (DFIC)

Bit :	7	6	5	4	3	2	1	0
	—	DROV	DPHA	DZPON	DZSON	DSG2	DSG1	DSG0
Initial value :	1	0	0	0	0	0	0	0
R/W :	—	R/(W)*	R/(W)	R/W	R/W	R/W	R/W	R/W

Note: * Only 0 can be written

DFIC is an 8-bit read/write register that controls the status of the drum digital filter and operating mode. Only a byte access is valid. If a word access is attempted, correct operation is not guaranteed. DFIC is initialized to H'80 by a reset, and in standby mode and module stop mode.

Bit 7—Reserved: Cannot be modified and is always read as 1.

Bit 6—Drum System Range Over Flag (DROV): This flag is set to 1 when the result of a filter computation exceeds 12 bits in width. To clear this flag, write 0 after reading 1.

Bit 6

DROV	Description
0	Indicates that the filter computation result did not exceed 12 bits (Initial value)
1	Indicates that the filter computation result exceeded 12 bits

Bit 5—Drum Phase System Filter Computation Start Bit (DPHA): Starts or stops filter processing for drum phase system.

Bit 5

DPHA	Description
0	Phase system filter computations are disabled Phase computation result (Y) is not added to Es (see figure 26.34) (Initial value)
1	Phase system filter computations are enabled

Bit 4—Drum Phase System Z^{-1} Initialization Bit (DZPON): Reflects the DZp value on Z^{-1} of the phase system when computation processing of the drum phase system begins. If 1 is written, it is reflected on the computation, and then cleared to 0. Set this bit after writing data to DZp.

Bit 4

DZPON	Description
0	DZp value is not reflected on Z^{-1} of the phase system (Initial value)
1	DZp value is reflected on Z^{-1} of the phase system

Bit 3—Drum Speed System Z^{-1} Initialization Bit (DZSON): Reflects the DZs value on Z^{-1} of the speed system when computation processing of the drum speed system begins. If 1 is written, it is reflected on the computation, and then cleared to 0. Set this bit after writing data to DZs.

Bit 3

DZSON	Description
0	DZs value is not reflected on Z^{-1} of the speed system (Initial value)
1	DZs value is reflected on Z^{-1} of the speed system

Bits 2 to 0—Drum System Output Gain Control Bits (DSG2 to DSG0): Control the gain output to DRMPWM.

Bit 2	Bit 1	Bit 0	Description
DSG2	DSG1	DSG0	
0	0	0	$\times 1$ (Initial value)
		1	$\times 2$
	1	0	$\times 4$
		1	$\times 8$
1	0	0	$\times 16$
		1	$(\times 32)^*$
	1	0	$(\times 64)^*$
		1	Invalid (Do not use this setting)

Note: * Setting optional.

Capstan System Digital Filter Control Register (CFIC)

Bit :	7	6	5	4	3	2	1	0
	—	DROV	DPHA	DZPON	DZSON	DSG2	DSG1	DSG0
Initial value :	1	0	0	0	0	0	0	0
R/W :	—	R/(W)*	R/(W)	R/W	R/W	R/W	R/W	R/W

Note: * Only 0 can be written

CFIC is an 8-bit read/write register that controls the status of the capstan digital filter and operating mode. Only a byte access is valid. If a word access is attempted, correct operation is not guaranteed. CFIC is initialized to H'80 by a reset, and in standby mode and module stop mode.

Bit 7—Reserved: Cannot be modified and is always read as 1.

Bit 6—Capstan System Range Over Flag (CROV): This flag is set to 1 when the result of a filter computation exceeds 12 bits in width. To clear this flag, write 0 after reading 1.

Bit 6

DROV	Description
0	Indicates that the filter computation result did not exceed 12 bits. (Initial value)
1	Indicates that the filter computation result exceeded 12 bits.

Bit 5—Capstan Phase System Filter Start (CPHA): Starts or stops filter processing for capstan phase system.

Bit 5

CPHA	Description
0	Phase filter computations are disabled. Phase computation result (Y) is not added to Es (see figure 26.39). (Initial value)
1	Phase filter computations are enabled.

Bit 4—Capstan Phase System Z^{-1} Initialization Bit (CZPON): Reflects the CZp value on Z^{-1} of the capstan phase system when computation processing of the phase system begins. If 1 is written, it is reflected on the computation, and then cleared to 0. Set this bit after writing data to CZp.

Bit 4

CZPON	Description
0	CZp value is not reflected on Z^{-1} of the phase system (Initial value)
1	CZp value is reflected on Z^{-1} of the phase system

Bit 3—Capstan Speed System Z^{-1} Initialization Bit (CZSON): Reflects the CZs value on Z^{-1} of the capstan speed system when computation processing of the speed system begins. If 1 is written, it is reflected on the computation, and then cleared to 0. Set this bit after writing data to CZs.

Bit 3

CZSON	Description
0	CZs value is not reflected on Z^{-1} of the speed system (Initial value)
1	CZs value is reflected on Z^{-1} of the speed system

Bits 2 to 0—Capstan System Gain Control Bits (CSG2 to CSG0): Control the gain output to CAPPWM.

Bit 1	Bit 2	Bit 0	Description
CSG2	CSG1	CSG0	
0	0	0	$\times 1$ (Initial value)
		1	$\times 2$
	1	0	$\times 4$
		1	$\times 8$
1	0	0	$\times 16$
		1	$(\times 32)^*$
	1	0	$(\times 64)^*$
		1	Invalid (Do not use this setting)

Note: * Setting optional

Digital Filter Control Register (DFUCR)

Bit :	7	6	5	4	3	2	1	0
	—	—	PTON	CP/ $\overline{\text{DP}}$	CFEPS	DFEPS	CFESS	DFESS
Initial value :	1	1	0	0	0	0	0	0
R/W :	—	—	R/W	R/W	R/W	R/W	R/W	R/W

DFUCR is an 8-bit read/write register which controls the operation of the digital filter. Only a byte access is valid. If a word access is attempted, correct operation is not guaranteed. It is initialized to H'00 by a reset, or in stand-by or module stop mode.

Bits 7 and 6—Reserved: Cannot be modified and are always read as 1.

Bit 5—Phase System Computation Result PWM Output Bit (PTON): Outputs the computation results of only the phase system to PWM. (The computation results of the drum phase system is output to CAPPWM pin, and that of the capstan phase system is output to DRMPWM pin.)

Bit 5

PTON	Description
0	Outputs the results of ordinary computation of the filter to PWM pin (Initial value)
1	Outputs the computation results of only the phase system to PWM pin

Bit 4—PWM Output Selection Bit (CP/ $\overline{\text{DP}}$): Selects whether the phase system computation results when PTON was set to 1 is output to the drum or capstan. The PWM of the selected side outputs ordinary filter computation results (speed system of MIX).

Bit 4

CP/ $\overline{\text{DP}}$	Description
0	Outputs the drum phase system computation results (DRMPWM) (Initial value)
1	Outputs the capstan phase system computation results (CAPPWM)

Bit 3—Capstan Phase System Error Data Transfer Bit (CFEPS): Transfers the capstan phase system error data to the digital filter when the data write is enforced.

Bit 3

CFEPS	Description
0	Error data is transferred by DVCFG2 signal latching. (Initial value)
1	Error data is transferred when the data is written.

Bit 2—Drum Phase System Error Data Transfer Bit (DFEPS): Transfers the drum phase system error data to the digital filter when the data write is enforced.

Bit 2

DFEPS	Description
0	Error data is transferred by HSW (NHSW) signal latching. (Initial value)
1	Error data is transferred when the data is written.

Bit 1—Capstan Speed System Error Data Transfer Bit (CFESS): Transfers the capstan phase system error data to the digital filter when the data write is enforced.

Bit 1

CFESS	Description
0	Error data is transferred by DVCFG signal latching. (Initial value)
1	Error data is transferred when the data is written.

Bit 0—Drum Speed System Error Data Transfer Bit (DFESS): Transfers the drum speed system error data to the digital filter when the data write is enforced.

Bit 0

DFESS	Description
0	Error data is transferred by NCDFFG signal latching. (Initial value)
1	Error data is transferred when the data is written.

26.11.6 Filter Characteristics

- Lag-Lead Filter

A filter required for a servo loop is built in the hardware. This filter uses IIR (infinite impulse response) type digital filter (another type of the digital filter is FIR, i.e. finite impulse response type). This digital filter circuit implements a lag-lead filter, as shown in figure 26.40.




Figure 26.40 Lag-Lead Filter

The transfer function is expressed by the following equation:

$$\text{Transfer function } G(S) = \frac{1 + \frac{S}{2\pi f_2}}{1 + \frac{S}{2\pi f_1}}$$

$$f_1 = 1/2\pi C (R1 + R2)$$

$$f_2 = 1/2\pi C R2$$

- Frequency Characteristics

The computation circuit repeats computation of the function, which is obtained by s-z conversion according to bi-linear approximation of the transfer function on the s-plane. Figure 26.41 shows the frequency characteristics of the lag-lead filter.




Figure 26.41 Frequency Characteristics of the Lag-Lead Filter

The pulse transfer function $G(Z)$ is obtained by the bi-linear approximation of the transfer $G(S)$. In the transfer $G(S)$,

$$S = \frac{2}{T_s} \cdot \frac{1-Z^{-1}}{1+Z^{-1}}$$

Where, assumed that $Z^{-1} = e^{-j\omega T_s}$,

$$G(Z) = G \cdot \frac{2}{T_s} \cdot \frac{1+AZ^{-1}}{1+BZ^{-1}}$$

$$G(Z) = \frac{T_s + \frac{1}{\pi f_2}}{T_s + \frac{1}{\pi f_1}} \quad A = \frac{T_s - \frac{1}{\pi f_2}}{T_s + \frac{1}{\pi f_2}} \quad B = \frac{T_s - \frac{1}{\pi f_1}}{T_s + \frac{1}{\pi f_1}}$$

T_s : Sampling cycle (sec)


26.11.7 Operations in Case of Transient Response


In case of transient response when the motor is activated, the digital filter computation circuit must prevent computation due to a large error. The convergence of the computations becomes slow and servo retraction deteriorates if a large error is input to the filter circuit when it is performing repeated computations. To prevent them from occurring, operate the filter (set constants A and B) after pulling in the speed and phase within a certain range of error, initialize the Z^{-1} (set initial values in CZp, CZs, DZp, DZs)(see section 26.11.8, Initialization of Z^{-1}), or use the error data limit function (see section 26.6, Drum Speed Error Detector, and section 26.8, Capstan Speed Error Detector).

26.11.8 Initialization of Z^{-1}

Z^{-1} can be initialized by its delay initialization register (CZp, CZs, DZp, DZs). Loading to Z^{-1} is performed automatically by bits 4 and 3 of CFIC and DFIC (CZPON, CZSON, DZPON, DZSON). Writing in register is always available, but loading in Z^{-1} is not possible when the digital filter is performing computation in relation to such register. In such a case, loading to Z^{-1} will be done when the next time computation begins. Figure 26.42 shows the initialization circuit of Z^{-1} .

The delay initialization register sets 12-bit data. The MSB (bit 11) is a sign bit. Z^{-1} has 24 bits for integrals and 8 bits for decimals. Accordingly, the same value as the sign bit should be set in the 13 bits on the MSB side of Z^{-1} , and 0 in the entire decimal section.





Note: MSB of 12-bit data to be written in the delay initialization register is a sign bit.

Figure 26.42 Z^{-1} Initialization Circuit

26.12 Additional V Signal Generator

26.12.1 Overview

The additional V signal generator outputs an additional vertical sync signal to take the place of Vsync in special playback. It is activated at both edges of the HSW signal output by the head-switch timing generator. The head-switch timing generator also outputs a V pulse signal containing the additional vertical sync pulse itself, and an M level signal that defines the width of the additional vertical sync signal including the equalizing pulses.

The additional V signal is output at a three-level output pin (V pulse).

Figure 26.43 shows the additional V signal control circuit.




Figure 26.43 Additional V Pulse Control Circuit

HSW Timing Generator: This circuit generates signals that are synchronized with head switching. It should be programmed to generate the Mlevel and Vpulse signals at edges of the HSW signal (VideoFF). For details, see section 26.4, HSW (Head-switch) Timing Generator.

Sync Signal Detector: This circuit detects pulses of the width specified by VTR or HTR from the signal input at the Csync pin and generates an internal horizontal sync signal (OSCH). The sync signal detector has an interpolation function, so OSCH has a regular period even if there are horizontal sync dropouts in the signal received at the pin. For details, see section 26.15, Sync Signal Detector.

26.12.2 Pin Configuration

Table 26.16 summarizes the pin configuration of the additional V signal.

Table 26.16 Pin Configuration

Name	Abbrev.	I/O	Function
Additional V pulse pin	Vpulse	Output	Output of additional V signal synchronized to video FF

26.12.3 Register Configuration

Table 26.17 summarizes the register that controls the additional V signal.

Table 26.17 Register Configuration

Name	Abbrev.	R/W	Size	Initial Value	Address
Additional V control register	ADDVR	R/W	Byte	H'E0	H'D06F

26.12.4 Register Description

Additional V Control Register (ADDVR)

Bit :	7	6	5	4	3	2	1	0
	—	—	—	HMSK	HiZ	CUT	VPOM	POL
Initial value :	1	1	1	0	0	0	0	0
R/W :	—	—	—	R/W	R/W	R/W	R/W	R/W

ADDVR is an 8-bit read/write register. It is initialized to H'E0 by a reset, and in standby mode.

Bits 7 to 5—Reserved: Cannot be modified and are always read as 1.

Bit 4—OSCH Mask (HMSK): Masks the OSCH signal in the additional V signal.

Bit 4

HMSK	Description
0	OSCH is added in (Initial value)
1	OSCH is not added in

Bit 3—High Impedance (HiZ): Set to 1 when the intermediate level is generated by an external circuit.

Bit 3

HiZ	Description
0	Vpulse is a three-level output pin (Initial value)
1	Vpulse is a three-state output pin (high, low, or high-impedance)

Bits 2 to 0—Additional V Output Control (CUT, VPON, POL): These bits control the output at the additional V pin.

Bit 2	Bit 1	Bit 0	Description
CUT	VPON	POL	
0	0	*	Low level (Initial value)
	1	0	Negative polarity (see figure 26.46)
		1	Positive polarity (see figure 26.45)
1	*	0	Intermediate level (high impedance if HiZ bit = 1)
		1	High level

Note: * Don't care.

26.12.5 Additional V Pulse Signal

Figure 26.44 shows the additional V pulse signal. The M level and V pulse signals are generated by the head-switch timing generator. The OSCH signal is combined with these to produce equalizing pulses. The polarity can be selected by the POL bit in the additional V control register (ADDVR). V pulse pin outputs a low level by a reset, and in standby mode and module stop mode.




Figure 26.44 Additional V Pulse Pin

Additional V Pulses When Sync Signal is Not Detected: With additional V pulses, the pulse signal (OSCH) detected by the sync signal detector is superimposed on the V pulse and Mlevel signals generated by the head-switch timing generator. If there is a lot of noise in the input sync signal (Csync), or a pulse is missing, OSCH will be a complementary pulse, and therefore an H pulse of the period set in HRTR and HPWR will be superimposed. In this case, there may be slight timing drift compared with the normal sync signal, depending on the HRTR and HPWR setting, with resultant discontinuity.

If no sync signal is input, the additional V pulse is generated as a complementary pulse. Set the sync signal detector registers and activate the sync signal detector by manipulating the SYCT bit in the sync signal control register (SYNCR). See section 26.15.7, Activation of the Sync Signal Detector.

Figures 26.45 and 26.46 show the additional V pulse timing charts.




Figure 26.45 Additional V Pulse when Positive Polarity Is Specified




Figure 26.46 Additional V Pulse When Negative Polarity Is Specified

26.13 CTL Circuit

26.13.1 Overview

The CTL circuit includes a Schmitt amplifier that amplifies and reshapes the CTL input, then outputs it as the PB-CTL signal to the servo, linear time counter, and other circuits.

The PB-CTL signal is also sent to a duty discriminator in the CTL circuit that detects and records VISS, ASM, and VASS marks. A REC-CTL amplifier is included in the record circuits.

Detection and recording whether the CTL pulse pattern is long or short can also be enabled to correspond to the wide-aspect.

The following operating modes can be selected by settings in the CTL mode register:

- Duty discrimination
VISS detect, ASM detect, VASS detect, L/S bit pattern detect
- CTL record
VISS record, ASM record, VASS record, L/S bit pattern record
- Rewrite
Trapezoid waveform generator

26.13.2 Block Diagram

Figure 26.47 shows a block diagram of the CTL circuit.




Figure 26.47 Block Diagram of CTL Circuit

26.13.3 Pin Configuration

Table 26.18 summarizes the pin configuration of the CTL circuit.

Table 26.18 Pin Configuration

Name	Abbrev.	I/O	Function
CTL (+) I/O pin	CTL (+)	I/O	CTL signal input/output
CTL (-) I/O pin	CTL (-)	I/O	CTL signal input/output
CTL bias input pin	CTL Bias	Input	CTL primary amplifier bias supply
CTL Amp (O) output pin	CTLamp (O)	Output	CTL amplifier output
CTL SMT (i) input pin	CTLSMT (i)	Input	CTL Schmitt amplifier input
CTL FB input pin	CTL FB	Input	CTL amplifier high-range characteristics control
CTL REF output pin	CTL REF	Output	CTL amplifier reference voltage output

26.13.4 Register Configuration

Table 26.19 shows the register configuration of the CTL circuit.

Table 26.19 Register Configuration

Name	Abbrev.	R/W	Size	Initial Value	Address
CTL control register	CTCR	R/W	Byte	H'30	H'D080
CTL mode register	CTLM	R/W	Byte	H'00	H'D081
REC-CTL duty data register 1	RCDR1	W	Word	H'F000	H'D082
REC-CTL duty data register 2	RCDR2	W	Word	H'F000	H'D084
REC-CTL duty data register 3	RCDR3	W	Word	H'F000	H'D086
REC-CTL duty data register 4	RCDR4	W	Word	H'F000	H'D088
REC-CTL duty data register 5	RCDR5	W	Word	H'F000	H'D08A
Duty I/O register	DI/O	R/W	Byte	H'F1	H'D08C
Bit pattern register	BTPR	R/W	Byte	H'FF	H'D08D

26.13.5 Register Description

CTL Control Register (CTCR)

Bit :	7	6	5	4	3	2	1	0
	NT/PL	FSLC	FSLB	FSLA	CCS	LCTL	UNCTL	SLWM
Initial value :	0	0	1	1	0	0	0	0
R/W :	W	W	W	W	W	W	R	W

CTCR is an 8-bit read/write register that controls PB-CTL rewrite and sets the slow mode. When CTL pulse cannot be detected with the input amplifier gain set at the CTL gain control register (CTLGR) in PB-CTL circuit, bit 1 (UNCTL) of CTCR is set to 1. It is automatically cleared to 0 when CTL pulse is detected.

Bit 1 is read-only, and the rest are write-only. If a read is attempted to a write-only bit, an undetermined value is read out.

CTCR is initialized to H'30 by a reset, and in standby and module stop mode.

Bit 7—NTSC/PAL Select (NT/PL): Selects the period of the rewrite circuit.

Bit 7

NT/PL	Description
0	NTSC mode (frame rate: 30 Hz) (Initial value)
1	PAL mode (frame rate: 25 Hz)

Bits 6 to 4—Frequency Select (FSLA, FSLB, FSLC); These bits select the operating frequency of the CTL write circuit. They should be set according to fOSC.

Bit 1	Bit 0	Bit 0	Description
FSLC	FSLB	FSLA	
0	0	0	Reserved (do not use this setting)
		1	Reserved (do not use this setting)
	1	0	fosc = 8 MHz
		1	fosc = 10 MHz (Initial value)
1	*	*	Reserved (do not use this setting)

Note: * Don't care.

Bits 3—Clock Source Select Bit (CCS): Selects clock source of CTL.

Bit 3

CCS	Description
0	ϕS (Initial value)
1	$\phi S/2$

Bit 2—Long CTL Bit (LCTL): Sets the long CTL detection mode.

Bit 2

LCTL	Description
0	Clock source (CCS) operates at the setting value (Initial value)
1	Clock source (CCS) operates for further 8-division after operating at the setting value

Bit 1—CTL Undetected Bit (UNCTL): Indicates the CTL pulse detection status at the CTL input amplifier sensitivity set at the CTL gain control register.

Bit 1

UNCTL	Description
0	Detected (Initial value)
1	Undetected

Bit 0—Mode Select Bit (SLWM): Selects CTL mode.

Bit 0

SLWM	Description
0	Normal mode (Initial value)
1	Slow mode

CTL Mode Register (CTLM)

Bit :	7	6	5	4	3	2	1	0
	ASM	REC/ $\overline{\text{PB}}$	FW/RV	MD4	MD3	MD2	MD1	MD0
Initial value :	0	0	0	0	0	0	0	0
R/W :	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

CTLM is an 8-bit read/write register that controls the operating state of the CTL circuit. If 1 is written in bits MD3 and MD2, they will be cleared to 0 one cycle (ϕ) later.
CTLM is initialized to H'00 by a reset, and in standby mode and module stop mode. When CTL is being stopped, only bits 7, 6 and 5 operate.

Note: Do not set any value other than the setting value for each mode (see table 26.20, CTL Mode Functions).

Bits 7 and 6—Record/Playback Mode Bits (ASM, REC/ $\overline{\text{PB}}$): These bits switch between record and playback. Combined with bits 4 to 0 (MD4 to MD0), they support the VISS, VASS, and ASM mark functions.

Bit 7	Bit 6	Description
ASM	REC/ $\overline{\text{PB}}$	
0	0	Playback mode (Initial value)
	1	Record mode
1	0	Assemble mode
	1	Invalid (do not set)

Bit 5—Direction (FW/RV): Selects the direction in playback. Clear this bit to 0 during record. Figure 26.48 shows the PB-CTL signal.

Bit 5	Description
FW/RV	
0	Forward (Initial value)
1	Reverse




Figure 26.48 Internal PB-CTL Signal in Forward and Reverse

Bits 4 to 0—CTL Mode Select (MD4 to MD0): These bits select the detect, record, and rewrite modes for VISS, VASS, and ASM marks. If 1 is written in bits MD3 and MD2, they will be cleared to 0 one cycle (ϕ) later.

The 5 bits from MD4 to MD0 are used in combination with bits 7 and 6 (ASM and REC/ $\overline{\text{PB}}$). Table 26.20 describes the modes.

Table 26.20 CTL Mode Functions

Bit								Mode	Description
ASM	R/ $\overline{\text{P}}$	F/R	MD4	MD3	MD2	MD1	MD0		
0	0	0/1	0	0	0	0	0	VASS detect (duty detect)	PB-CTL duty discrimination (Initial value) - Duty I/O flag is set to 1 if duty $\geq$ 44% is detected - Duty I/O flag is cleared to 0 if duty $<$ 44% is detected - Interrupt request is generated when one CTL pulse has been detected
0	1	0	0	0	0	0	0	VASS record	- If 0 is written in the duty I/O flag, REC-CTL is generated and recorded with the duty cycle set by register RCDR2 or RCDR3 - If 1 is written in the duty I/O flag, REC-CTL is generated and recorded with the duty cycle set by register RCDR4 or RCDR5
0	0	0	1	0	0	1	0	VASS rewrite	Same as above (VASS record); trapezoid waveform circuit operation

Bit								Mode	Description
ASM	R/ $\overline{P}$	F/R	MD4	MD3	MD2	MD1	MD0		
0	0	0/1	0	1	0	0	1	VISS detect (index detect)	- The duty I/O flag is set to 1 at the point of write access to register CTLM - The 1 pulses recognized by the duty discrimination circuit are counted in the VISS control circuit - The duty I/O flag is cleared to 0, indicating VISS detection, when the value set at VCTR register is repeatedly detected - An interrupt request is generated when VISS is detected
0	1	0	0	0	1	0	1	VISS record (index record)	64 pulse data with 0 pulse data at both edge are written (index record) - The index bit string is written through the duty I/O flag - An interrupt request is generated at the end of VISS recording
0	0	0	0	0	1	0	1	VISS rewrite	Same as above (VISS record; trapezoid waveform circuit operation)
0	0	0	1	0	0	0	0	VISS initialize	VISS write is forcibly aborted
1	0	0/1	0	0	0	0	0	ASM mark detect	ASM mark detection - The duty I/O flag is cleared to 0 when PB-CTL duty $\geq 66\%$ is detected - An interrupt request is generated when an ASM mark is detected
0	1	0	1	0	0	0	0	ASM mark record	- An ASM mark is recorded by writing 0 in the duty I/O flag - An interrupts is requested for every one CTL pulse - REC-CTL is generated and recorded with the duty cycle set by register RCDR3

REC-CTL Duty Data Register 1 (RCDR1)

Bit :	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	—	—	—	—	CMT1B	CMT1A	CMT19	CMT18	CMT17	CMT16	CMT15	CMT14	CMT13	CMT12	CMT11	CMT10
Initial value :	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0
R/W :	—	—	—	—	W	W	W	W	W	W	W	W	W	W	W	W

RCDR1 is a 12-bit write-only register that sets the REC-CTL rising timing. This setting is valid only for recording and rewriting, and is not used in detection.

Only a word access is valid. If a byte access is attempted, correct operation is not guaranteed. If a read is attempted, an undetermined value is read out. Bits 15 to 12 are reserved and are not affected by write access.

RCDR1 is initialized to H'F000 by a reset, and in standby mode, module stop mode and CTL stop mode.

The value to set in RCDR1 can be calculated from the transition timing T1 and the servo clock frequency ϕ_s by the equation given below. See figure 26.60, REC-CTL Signal Generation Timing. Any transition timing can be set. The timing should be selected with attention to playback tracking compensation and the latch timing for phase control.

$$\text{RCDR1} = T1 \times \phi_s / 64$$

ϕ_s is the servo clock frequency ($= f_{\text{osc}}/2$) in Hz, and T1 is the set timing (s).

Note: 0 cannot be set to RCDR1. Set a value 1 or above.

REC-CTL Duty Data Register 2 (RCDR2)

Bit :	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	—	—	—	—	CMT2B	CMT2A	CMT29	CMT28	CMT27	CMT26	CMT25	CMT24	CMT23	CMT22	CMT21	CMT20
Initial value :	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0
R/W :	—	—	—	—	W	W	W	W	W	W	W	W	W	W	W	W

RCDR2 is a 12-bit write-only register that sets 1 pulse (short) falling timing of REC-CTL at recording and rewriting, and detects long/short pulses at detecting.

Only a word access is valid. If a byte access is attempted, correct operation is not guaranteed. If a read is attempted, an undetermined value is read out. Bits 15 to 12 are reserved and are not affected by write access.

RCDR2 is initialized to H'F000 by a reset, and in standby mode, module stop mode, and CTL stop mode.

At recording, the value to set in RCDR2 can be calculated from the transition timing T2 and the servo clock frequency ϕ s by the equation given below, and the set value should be 25% of the duty obtained by the equation. See figure 26.60, REC-CTL Signal Generation Timing.

$$RCDR2 = T2 \times \phi \text{ s}/64$$

ϕ s is the servo clock frequency ($= f_{osc}/2$) in Hz, and T2 is the set timing (s).

At bit pattern detection, set the 1 pulse long/short threshold value at FWD. See figure 26.56, Duty Discriminator.

$$RCDR2 = T2' \times \phi \text{ s}/64$$

ϕ s is the servo clock frequency ($= f_{osc}/2$) in Hz, and T2' is the 1 pulse long/short threshold value at FWD (s).

REC-CTL Duty Data Register 3 (RCDR3)

Bit :	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	—	—	—	—	CMT3B	CMT3A	CMT39	CMT38	CMT37	CMT36	CMT35	CMT34	CMT33	CMT32	CMT31	CMT30
Initial value :	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0
R/W :	—	—	—	—	W	W	W	W	W	W	W	W	W	W	W	W

RCDR3 is a 12-bit write-only register that sets 1 pulse (long) and assemble mark falling timing of REC-CTL at recording and rewriting, and detects long/short pulses at detecting.

Only a word access is valid. If a byte access is attempted, correct operation is not guaranteed. If a read is attempted, an undetermined value is read out. Bits 15 to 12 are reserved and are not affected by write access.

RCDR3 is initialized to H'F000 by a reset, and in standby mode, module stop mode, and CTL stop mode.

At recording, the value to set in RCDR3 can be calculated from the transition timing $T3$ and the servo clock frequency ϕs by the equation given below. The set value should be 30 percent of the duty when the RCDR3 is used for REC-CTL 1 pulse, and 67 to 70 percent when used for assemble mark. The set value must not exceed the frequency of REF30X. See figure 26.60, REC-CTL Signal Generation Timing.

$$RCDR3 = T3 \times \phi s / 64$$

ϕs is the servo clock frequency ($= f_{osc}/2$) in Hz, and $T3$ is the set timing (s).

At bit pattern detection, set the 0 pulse long/short threshold value at FWD. See figure 26.56, Duty Discriminator.

$$RCDR3 = T3' \times \phi s / 64$$

ϕs is the servo clock frequency ($= f_{osc}/2$) in Hz, and $T3'$ is the 0 pulse long/short threshold value at FWD (s).

REC-CTL Duty Data Register 4 (RCDR4)

Bit :	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	—	—	—	—	CMT4B	CMT4A	CMT49	CMT48	CMT47	CMT46	CMT45	CMT44	CMT43	CMT42	CMT41	CMT40
Initial value :	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0
R/W :	—	—	—	—	W	W	W	W	W	W	W	W	W	W	W	W

RCDR4 is a 12-bit write-only register that sets the timing of falling edge of the 0 pulse (short) of REC-CTL in record or rewrite mode. In detection mode, it is used to detect the long/short pulse. Only a word access is valid. If a byte access is attempted, correct operation is not guaranteed. If a read is attempted, an undetermined value is read out. Bits 15 to 12 are reserved, and no write in them is valid.

It is initialized to H'F000 by a reset, stand-by or module stop.

In record mode, set a value with the 57.5 percent duty cycle obtained from the set time T4 corresponding to the frequency ϕ s according to the following equation. See figure 26.60, REC-CTL Signal Generation Timing.

$$RCDR4 = T4 \times \phi / 64$$

ϕ is the servo clock frequency ($= f_{osc}/2$) in Hz, and T4 is the set timing (s).

At bit pattern detection, set the 0 pulse long/short threshold value at REV. See figure 26.56, Duty Discriminator.

$$RCDR4 = H'FFF - (T4' \times \phi / 80)$$

ϕ s is the servo clock frequency ($= f_{osc}/2$) in Hz, and T4' is the 0 pulse long/short threshold value at REV (s).

REC-CTL Duty Data Register 5 (RCDR5)

Bit :	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	—	—	—	—	CMT5B	CMT5A	CMT59	CMT58	CMT57	CMT56	CMT55	CMT54	CMT53	CMT52	CMT51	CMT50
Initial value :	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0
R/W :	—	—	—	—	W	W	W	W	W	W	W	W	W	W	W	W

RCDR5 is a 12-bit write-only register that sets the timing of falling edge of the 0 pulse (short) of REC-CTL in record or rewrite mode. In detection mode, it is used to detect the long/short pulse. Only a word access is valid. If a byte access is attempted, correct operation is not guaranteed. If a read is attempted, an undetermined value is read out. Bits 15 to 12 are reserved, and no write in them is valid.

It is initialized to H'F000 by a reset, stand-by or module stop.

In record mode, set a value with the 62.5 percent duty cycle obtained from the set time T5 corresponding to the frequency ϕ s according to the following equation. See figure 26.60, REC-CTL Signal Generation Timing.

$$\text{RCDR5} = T5 \times \phi / 64$$

ϕ is the servo clock frequency ($= f_{\text{osc}}/2$) in Hz, and T5 is the set timing (s).

At bit pattern detection, set the 1 pulse long/short threshold value at REV. See figure 26.56, Duty Discriminator.

$$\text{RCDR5} = \text{H'FFF} - (T5' \times \phi / 80)$$

ϕ s is the servo clock frequency ($= f_{\text{osc}}/2$) in Hz, and T5' is the 1 pulse long/short threshold value at REV (s).

Duty I/O Register (DI/O)

Bit :	7	6	5	4	3	2	1	0
	VCTR2	VCTR1	VCTR0	—	BPON	BPS	BPF	DI/O
Initial value :	1	1	1	1	0	0	0	1
R/W :	W	W	W	—	W	W	R/(W)*	R/W

Note: * Only 0 can be written

DI/O is an 8-bit register that confirms and determines the operating status of the CTL circuit. It is initialized to H'F1 by a reset, and in standby mode, module stop mode, and CTL stop mode.

Bits 7 to 5—VISS Interrupt Setting Bit (VCTR2 to VCTR0): Combination of VCTR2, VCTR1 and VCTR0 sets number of 1 pulse detection in VISS detection mode. Detecting the set number of pulse detection is considered as VISS detection, and an interrupt request is generated.

Note: When changing the detection pulse number during VISS detection, initialize VISS first, then resume the VISS detection setting.

Bit 7	Bit 6	Bit 5	
VCTR2	VCTR1	VCTR0	Number of 1-Pulse for Detection
0	0	0	2
		1	4 (SYNC mark)
	1	0	6
		1	8 (mark A, short)
1	0	0	12 (mark A, long)
		1	16
	1	0	24 (mark B)
		1	32

Bit 4—Reserved: Cannot be modified and is always read as 1.

Bit 3—Bit Pattern Detection ON/OFF Bit (BPON): Determines ON or OFF of bit pattern detection.

Note: When writing 1 to BPON bit, be sure to set appropriate data to RCDR 2 to 5 beforehand.

Bit 3

BPON	Description
0	Bit pattern detection off (Initial value)
1	Bit pattern detection on

Bit 2—Bit Pattern Detection Start Bit (BPS): Starts 8-bit bit pattern detection. When 1 is written to this bit, it returns to 0 after one cycle. Writing 0 to this bit does not affect operation.

Bit 2

BPS	Description
0	Normal status (Initial value)
1	Starts 8-bit bit pattern detection

Bit 1—Bit Pattern Detection Flag (BPF): Sets flag every time 8-bit PB-CTL is detected in PB or ASM mode. To clear flag, write 0 after reading 1.

Bit 1

BPF	Description
0	Bit pattern (8-bit) is not detected (Initial value)
1	Bit pattern (8-bit) is detected

Bit 0—Duty I/O Register (DI/O): This flag has different functions for record and playback. In VISS detect mode, VASS detect mode, and ASM mark detect mode, this flag indicates the detection result.

In VISS record or rewrite mode, this flag controls the write control circuit so as to write an index code, operating according to a control signal from the VISS control circuit.

In VASS record or rewrite mode and ASM mark record mode, this flag is used for write control, one CTL pulse at a time.

This bit can always be written to, but this does not affect the write control circuit in modes other than VISS record, rewrite, and ASM record.

- VISS Detect Mode and VASS Detect Mode: The duty I/O flag indicates the result of duty discrimination. The duty I/O flag is 1 when the duty cycle of the PB-CTL signal is above 44% (a 0 pulse in the CTL signal). The duty I/O flag is 0 when the duty cycle of the PB-CTL signal is below 44% (a 1 pulse in the CTL signal).
- ASM Mark Detect Mode: The duty I/O flag indicates the result of duty discrimination. The duty I/O flag is 0 when the duty cycle of the PB-CTL signal is above 66% (when an ASM mark is detected).
- VISS Record Mode and VISS Rewrite Mode: The duty I/O flag operates according to a control signal from the VISS control circuit, and controls the write control circuit so as to write an index code. The write timing is set in the REC-CTL duty data registers (RCDR1 to RCDR5). For VISS recording, registers RCDR1 to RCDR5 are set with reference to REF30X. For VISS rewrite, RCDR2 to RCDR5 are set with reference to the low-to-high transition of the previously recorded CTL signal, and the write is carried out through the trapezoid waveform generator.

Set the duty timing for a 1 pulse (short) in RCDR2, for a 1 pulse (long) in RCDR3, for a 0 pulse (short) in RCDR4, and for a 0 pulse (long) in RCDR5.

While an index code is being written, the value of the bit being written can be read by reading the duty I/O flag. If the CTL signal currently being written is a 0 pulse, the duty I/O flag will read 1. If the CTL signal currently being written is a 1 pulse, the duty I/O flag will read 0.

- VASS Record Mode and VASS Rewrite Mode: The duty I/O flag is used for write control, one CTL pulse at a time. The write timing is set in the REC-CTL duty data registers (RCDR1 to RCDR5). For VASS recording, registers RCDR1 to RCDR5 are set with reference to REF30X. For VASS rewrite, RCDR2 to RCDR5 are set with reference to the low-to-high transition of the previously recorded CTL signal, and the write is carried out through the trapezoid waveform generator.

Set the duty timing for a 1 pulse (short) in RCDR2, for a 1 pulse (long) in RCDR3, for a 0 pulse (short) in RCDR4, and for 0 pulse (long) in RCDR5.

If 0 is written in the duty I/O flag, a CTL pulse will be written with a duty cycle set in RCDR2 and RCDR3, referenced to the immediately following REF30X. If 1 is written in the duty I/O flag, a CTL pulse will be written with a duty cycle set in RCDR4 and RCDR5, referenced to the immediately following REF30X.

- ASM Record Mode: The duty I/O flag is used for write control, one CTL pulse at a time. The write timing is set in the REC-CTL duty data registers (RCDR1 and RCDR3). If 0 is written in the duty I/O flag, a CTL pulse will be written with a duty cycle of 67% to 70% as set in RCDR3, referenced to the immediately following REF30X.

Bit Pattern Register (BTPR)

Bit :	7	6	5	4	3	2	1	0
	LSP7	LSP6	LSP5	LSP4	LSP3	LSP2	LSP1	LSP0
Initial value :	1	1	1	1	1	1	1	1
R/W :	R/W*	R/W*	R/W*	R/W*	R/W*	R/W*	R/W*	R/W*

Note: * Write is prohibited when bit pattern detection is selected.

BTPR is an 8-bit shift register which detects and records the bit pattern of the CTL pulses. If a CTL pulse is detected in PB or ASM mode, the register is shifted leftward at the rising edge of PB-CTL, and reflects the determined result of long/short on the bit 0 (long pulse = 1, short pulse = 0).

If BPON bit is set to 1 in PB mode, the register starts detection of bit pattern immediately after the CTL pulse. To exit the bit pattern detection, set the BPON bit at 0.

If 1 was written in the BPS bit when the bit pattern is being detected, the BPF bit is set at 1 when an 8-bit bit pattern was detected. If continuous detection of 8-bits is required, write 0 in the BPF bit, and then write 1 in BPS bit.

At the time of VISS detection, the bit pattern detection is disabled. Set the BPON bit to 0 at the time of VISS detection.

In REC mode, the register record the long/shorts in the bit pattern set in BTPR. The pulse in record mode is determined always by bit 7 (LSP7) of BTPR. BTPR records one pulse, shifts leftward, and stores the data of bit 7 to bit 0.

BTPR is initialized to H'FF by a reset, in stand-by, module stop, or CTL stop mode.

26.13.6 Operation

CTL Circuit Operation: As shown in figure 26.49, the CTL discrimination/record circuit is composed of a 16-bit up/down counter and 12-bit registers (×5).

In playback (PB) mode, the 16-bit up/down counter counts on a $\phi_s/4$ clock when the PB-CTL pulse is high, and on a $\phi_s/5$ clock when low. In record or slow mode, this counter increments the count on a $\phi_s/4$ clock. In ASM mode, this counter increments the count on a $\phi_s/8$ clock when the pulse is high, and on a $\phi_s/4$ clock when low.

This counter always counts up in record and slow modes.

In playback or slow mode, it is cleared on the rise of PB-CTL signal. In record mode, it is cleared on the rise of REF30X signal.





Figure 26.49 CTL Discrimination/Record Circuit

CTL Mode Register (CTLM) Switchover Timing: CTLM is enabled immediately after data is written to the register. Care must be taken with changes in the operating state.

Capstan phase control is performed by the VD sync REF30X (X-value + tracking value) and PB-CTL in ASM mode, and by the REF30P or CREF and CFG division signal (DVCFG2) in REC mode. If CAPREF30 signal to be used for capstan phase control is always generated by XDR, the value of XDR must be overwritten when switching between PB and REC modes. Figures 26.50 and 26.51 show examples of switch timing of CTLM and XDR.


The X-value is updated by REF30P. Modification of XDR must be performed before REF30P in the cycle in which the X-value is changed.



- Notes:
1. T_a is the interval calculated from RCDR3.
 2. T_b is the interval in which switchover is performed from ASM mode to REC mode.
 3. T_x is the cycle in which the REF30X period is shortened due to the change of XDR.

Figure 26.50 Example of CTLM Switchover Timing
(When Phase Control Is Performed by REF30P and DVCFG2 in REC Mode)

The X-value is updated by REF30P. Modification of XDR must be performed before REF30P in the cycle in which the X-value is changed.



- Notes:
1. T_a is the interval calculated from RCDR3.
 2. T_b is the interval in which switchover is performed from ASM mode to REC mode.
 3. T_x is the cycle in which the REF30X period is shortened due to the change of XDR.
 4. With CREF and DVCFG2 phase alignment, the frequency need not be 25 Hz or 30 Hz.

**Figure 26.51 Example of CTLM Switchover Timing
(When Phase Control Is Performed by CREF and DVCFG2 in Rec Mode)**

26.13.7 CTL Input Section

The CTL input section consists of an input amplifier of which gain can be controlled by the register setting and a Schmitt amplifier. Figure 26.52 shows a block diagram of the CTL input section.

Trivial CTL pulse signal is received from the CTL head, amplified by the input amplifier, reshaped into a square wave by the Schmitt amplifier, and sent to the servo circuits, and the Timer L as the PB-CTL signal. Control the CTL input amplifier gain by bits 3 to 0 in CTL gain control register (CTLGR) of the servo port.




Figure 26.52 Block Diagram of CTL Input Amplifier

CTL Detector: If the CTL detector fails to detect a CTL pulse, it sets the CTL control register (CTCR) bit 1 to 1 indicating that the pulse has not been detected. If a CTL pulse is detected after that, the bit is automatically cleared to 0. Duration used for determining detection or non-detection of the pulse depends on magnitude of phase shift of the last detected pulse from the reference phase (phase difference between REF30 and CTL signal). Typically, detection or non-detection is determined within 3 to 4 cycles of the reference period.

If settings of the CTL gain control register are maintained in a table format, you can refer to it when the CTL detector failed to detect CTL pulses. From the table, you can control amplifier gain of the CTL according to state of UNCTL bit, thereby selecting an optimum CTL amplifier gain depending on state of the pulse recorded.

Figure 26.53 illustrates concept of gain control for detecting the CTL input pulse.




Figure 26.53 CTL Input Pulse Gain Control

PB-CTL Waveform Shaper in Slow Mode Operation: If bit 0 in CTL control register (CTCR) is set to slow mode, slow reset function is activated. In slow mode, if falling edge is not detected within the specified time from rising edge detection, PB-CTL is forcibly shut down (slow reset).

The time T_{FS} (s) until the signal falls is the following interval after the rising edge of the internal CTL signal is detected:

$$T_{FS} = 16384 \times 4/\phi \text{ s} \quad (\phi s = f_{OSC}/2)$$

When $f_{OSC} = 10 \text{ MHz}$, $T_{FS} = 13.1 \text{ ms}$.

Figure 26.54 shows the PB-CTL waveform in slow mode.




Figure 26.54 PB-CTL Waveform in Slow Mode Operation

26.13.8 Duty Discriminator

The duty discriminator circuit measures the period of the control signal recorded on the tape (PB-CTL signal) and discriminates its duty cycle. In VISS or VASS detection, the duty I/O flag is set or cleared according to the result of duty discrimination. The duty I/O flag is set to 1 when the duty cycle of the PB-CTL signal is above 44%, and is cleared to 0 when the duty cycle is below 44%.

In ASM detection, an ASM mark is recognized (and the duty I/O flag is cleared to 0) when the duty cycle is above 66%. When the duty cycle is below 66%, no ASM mark is recognized and the duty I/O flag is set to 1.

The detection direction can be switched between forward and reverse by bit 5 (FW/RV) in the CTL mode register.

Long or short pulse can be detected by comparing REC-CTL duty data register (RCDR2 to RCDR5) and UP/DOWN counter. Long or short pulse is discriminated at PB-CTL signal falling. Discrimination result is stored in bit 0 of bit pattern register (BTPR). At the same time, BTPR is shifted to the left. LSP0 indicates 0 when short pulse is detected, and 1 when long pulse is detected.

Set the threshold value of long/short pulse in RCDR2 to RCDR5. See the description on the detection of the long/short pulse.

Figure 26.55 shows the duty cycle of the PB-CTL signal.




Figure 26.55 PB-CTL Signal Duty Cycle

Figure 26.56 shows the duty discrimination circuit. A 44% duty cycle is discriminated by counting with the 16-bit up/down counter, using a $\phi s/4$ clock for the up-count and a $\phi s/5$ clock for the down-count. An up-count is performed when the PB-CTL signal is high, and a down-count when low. Long or short pulse is discriminated by comparing with RCDR2 to RCDR5.





Figure 26.56 Duty Discriminator


VISS (Index) Detect Mode: VISS detection is carried out by the VISS control circuit, which counts 1 pulses in the PB-CTL signal. If the pulse count detects any value set in the VISS interrupt setting bits (bits 5, 6, or 7 in the duty I/O register), an interrupt request is generated and the duty I/O flag is cleared to 0.

At VISS record or rewrite, INDEX code is automatically written. INDEX code is composed of 0 continuous 62-bit data with 0 pulse data at both edge.

Examples of bit strings and the duty I/O flag at VISS detection/record is illustrated in figure 26.57.



(a) VISS detection (INDEX: Thirty-two 1 pulse setting)



(b) VISS record

Figure 26.57 Examples of VISS Bit Strings and Duty I/O Flag

Duty Detection Mode (VASS): VASS detection is carried out by the duty discriminator. Software can detect index sequences by reading the duty I/O flag at each CTL pulse. At each CTL pulse, the duty discriminator sends the result of duty discrimination to the duty I/O flag, and simultaneously generates an interrupt request. The duty I/O flag is cleared to 0 if the CTL pulse is a 1 (duty cycle below 44%), and is set to 1 if the CTL pulse is a 0 (duty cycle above 44%).

The duty I/O flag is modified at each CTL pulse. It should be read by the interrupt-handling routine within the period of the PB-CTL signal. VASS detection format is illustrated in figure 26.58.




Figure 26.58 VASS (Index) Format

Assemble (ASM) Mark Detect Mode: ASM mark detection is carried out by the duty discriminator. If the duty discriminator detects that the duty cycle of the PB-CTL signal is 66% or higher, it generates an interrupt request, and simultaneously clears the duty I/O flag to 0. The duty I/O flag is updated at every CTL pulse. It should be read by the interrupt-handling routine within the period of the PB-CTL signal.

Detection of the Long/Short Pulse: The long/short pulse is detected in PB mode by the L/S determination based on the comparison of the REC-CTL duty register (RCDR2 to RCDR5) with the up/down counter and the results of the duty I/O flag. The results of the determination is stored in bit 0 (LSP0) of the bit pattern register (BTPR) at the rising edge of PB-CTL, shifting at the same time BTPR leftward.

RCDR2-5 set the L/S thresholds for each of FWD/REV. Set to RCDR2 a threshold of 1 pulse L/S for FWD, to RCDR3 a threshold of 0 pulse L/S for FWD, to RCDR4 a threshold of 0 pulse L/S for REV, and to RCDR5 a threshold of 1 pulse L/S for REV. Figure 26.59 shows the detection of long/short pulse.

Also, the bit pattern of 8-bit can be detected by BTPR. Check that an 8-bit detection has been done by bit 1 (BPF bit) of the duty I/O register, and then read BTPR.




Figure 26.59 Detection of Long/Short Pulse

26.13.9 CTL Output Section

An on-chip control head amplifier is provided for writing the REC-CTL signal generated by the write control circuit onto the tape.

The write control circuit controls the duty cycle of the REC-CTL signal in the writing of VISS and VASS sequences and ASM marks and the rewriting of VISS and VASS sequences. The duty cycle of the REC-CTL signal is set in REC-CTL duty data registers 1 to 5 (RCDR1 to RCDR5). Times calculated in terms of $\phi_s (= f_{osc}/2)$ should be converted to appropriate data to be set in these registers. In VISS or VASS mode, set RCDR2 for a duty cycle of $25\% \pm 0.5\%$, RCDR3 for a duty cycle of $30\% \pm 0.5\%$, RCDR4 for a duty cycle of $57.5 \pm 0.5\%$, and RCDR5 for a duty cycle of $62.5 \pm 0.5\%$. When 1 is written in the duty I/O flag, the REC-CTL signal will be written on the tape with a $25\% \pm 0.5\%$ duty cycle when 0 is written in bit 7 (LSP7) in the bit pattern register (BTPR) and with a $30 \pm 0.5\%$ duty cycle when 1 is written. Table 26.21 shows the relationship between the REC-CTL duty register and CTL outputs.

In ASM mark write mode, set RCDR3 for a duty cycle of 67% to 70%. An ASM mark will be written when 0 is written in the duty I/O flag.

An interrupt request is generated at the rise of the reference signal after one CTL pulse has been written. The reference signal is derived from the output signal (REF30X) of the X-value adjustment circuit, and has a period of one frame.

Figure 26.60 shows the timings that generate the REC-CTL signal.

Table 26.21 REC-CTL Duty Register and CTL Outputs

MODE	D/I/O	LSP7	Pulse	RCDR	Duty
VISS, VASS modes	0	0	S1	RCDR2	$25 \pm 0.5\%$
		1	L1	RCDR3	$30 \pm 0.5\%$
	1	0	S0	RCDR4	$57.5 \pm 0.5\%$
		1	L0	RCDR5	$65.5 \pm 0.5\%$
ASM mode	0	*	—	RCDR3	60 to 70%

Note: * Don't care.




Figure 26.60 REC-CTL Signal Generation Timing

The 16-bit counter in the REC-CTL circuit continues counting on a clock derived by dividing the system clock ϕ_s ($= f_{osc}/2$) by 4. The counter is cleared on the rise of REF30X in record mode, and on the rise of PB-CTL in rewrite mode. REC-CTL match detection is carried out by comparing the counter value with each RCDR value.

RCDR1 to RCDR5 can be written to by software at all times. If RCDR is changed before the respective match detection is performed, match detection is performed using the new value. The value changed after match detection becomes valid on the rise of REF30X following the change. Figure 26.61 shows examples of RCDR change timing.




Figure 26.61 Example of RCDR Change Timing (Example Showing RCDR4)

26.13.10 Trapezoid Waveform Circuit

In rewriting, the trapezoid waveform circuit leaves the rising edge of the already-recorded PB-CTL signal intact, but changes the duty cycle.

In rewriting, the CTL pulse is written with reference to the rise of PB-CTL. The CTL duty cycle for a rewrite is set in the REC-CTL duty data registers (RCDR2 to RCDR5). Time values T2 to T5 are referenced to the rise of PB-CTL.

Figure 26.62 shows the rewrite waveform.




Figure 26.62 Relationship between REC-CTL and RCDR2 to RCDR5 when Rewriting

26.13.11 Note on CTL Interrupt

After a reset, the CTL circuit is in the VISS discrimination input mode.

Depending on the CTL pin states, a false PB-CTL input pulse may be recognized and an interrupt request generated. If the interrupt request will be enabled, first clear the CTL interrupt request flag.

26.14 Frequency Dividers

26.14.1 Overview

On-chip frequency dividers are provided for the pulse signal picked up from the control track during playback (the PB-CTL signal), and the pulse signal received from the capstan motor (CFG signal). The CTL frequency divider generates a CTL divided control signal (DVCTL) from the PB-CTL signal, for use in capstan phase control during high-speed search, for example. The CFG frequency divider generates two divided CFG signals (DVCFG for speed control and DVCFG2 for phase control) from the CFG signal. The DFG noise canceller is a circuit which considers signal less than 2ϕ as noise and mask it.

26.14.2 CTL Frequency Divider

Block Diagram: Figure 26.63 shows a block diagram of the CTL frequency divider.




Figure 26.63 CTL Frequency Divider

Register Description

– Register configuration

Table 26.22 shows the register configuration of the CTL frequency dividers.

Table 26.22 Register Configuration

Name	Abbrev.	R/W	Size	Initial Value	Address
DVCTL control register	CTVC	R/W	Byte	Undefined	H'D098
CTL frequency division register	CTLR	W	Byte	H'00	H'D099

DVCTL Control Register (CTVC)

Bit :	7	6	5	4	3	2	1	0
	CEX	CEG	—	—	—	CFG	HSW	CTL
Initial value :	0	0	1	1	1	*	*	*
R/W :	W	W	—	—	—	R	R	R

CTVC consists of the external input signal selection bits and the flags which show the CFG, HSW, and CTL levels.

Note: It has an undetermined value by a reset or in stand-by mode.

Bit 7—DVCTL Signal Generation Selection Bit (CEX): Selects which of the PB-CTL signal or the external input signal is used to generate the DVCTL signal.

Bit 7

CEX	Description
0	Generates DVCTL signal with PB-CTL signal (Initial value)
1	Generates DVCTL signal with external input signal

Bit 6—External Sync Signal Edge Selection Bit (CEG): Selects the edge of the external signal at which the frequency division is made when the external signal was selected to generate DVCTL signal.

Bit 6

CEG	Description
0	Rising edge (Initial value)
1	Falling edge

Bits 5 to 3—Reserved: Cannot be modified and are always read as 1.

Bit 2—CFG Flag (CFG): Shows the CFG level.

Bit 2

CFG	Description
0	CFG is at low level (Initial value)
1	CFG is at high level

Bit 1—HSW Flag (HSW): Shows the level of the HSW signal selected by the VFF/NFF bit of the HSW mode register 2 (HSM2).

Bit 1

HSW	Description
0	HSW is at low level (Initial value)
1	HSW is at high level

Bit 0—CTL Flag (CTL): Shows the CTL level.

Bit 0

CTL	Description
0	REC or PB-CTL is at low level (Initial value)
1	REC or PB-CTL is at high level

CTL Frequency Division Register (CTLR)

Bit :	7	6	5	4	3	2	1	0
	CTL7	CTL6	CTL5	CTL4	CTL3	CTL2	CTL1	CTL0
Initial value :	0	0	0	0	0	0	0	0
R/W :	W	W	W	W	W	W	W	W

CTLR is an 8-bit write-only register to set the frequency dividing value (N-1 if divided by N) for PB-CTL. If a read is attempted, an undetermined value is read out.

PB-CTL is divided by N at its rising edge. If the register value is 0, no division operation is performed, and the DVCTL signal with the same cycle with PB-CTL is output. It is initialized by a reset or in stand-by mode.

Operation: During playback, control pulses recorded on the tape are picked up by the control head and input to the CTL pin. The control pulse signal is amplified by a Schmitt amplifier, reshaped, then input to the CTL frequency divider as the PB-CTL signal.

This circuit is employed when the control pulse (PB-CTL signal) is used for phase control of the capstan motor. The divided signal is sent as the DVCTL signal to the capstan phase system in the servo circuits and timer R.

The CTL frequency divider is an 8-bit reload timer consisting of a reload register and a down-counter. Frequency division is obtained by setting frequency-division data in bits 7 to 0 in the CTL frequency division register (CTLR), which is the reload register. When a frequency division value is written in this reload register, it is also written into the down-counter. The down-counter is decremented on rising edges of the PB-CTL signal.

Figure 26.64 shows examples of the PB-CTL and DVCTL waveforms.




Figure 26.64 CTL Frequency Division Waveforms

26.14.3 CFG Frequency Divider

Block Diagram: Figure 26.65 shows a block diagram of the 7-bit CFG frequency divider and its mask timer.




Figure 26.65 CFG Frequency Divider

Register Description:

- Register configuration
Table 26.23 shows the register configuration of the CFG frequency division circuit.

Table 26.23 Register Configuration

Name	Abbrev.	R/W	Size	Initial Value	Address
DVCFG control register	CDVC	R/W	Byte	H'60	H'D09A
CFG frequency division register 1	CDIVR1	W	Byte	H'80	H'D09B
CFG frequency division register 2	CDIVR2	W	Byte	H'80	H'D09C
DVCFG mask period register	CTMR	W	Byte	H'FF	H'D09D

DVCFG Control Register (CDVC)

Bit :	7	6	5	4	3	2	1	0
	MCGin	—	CMK	CMN	DVTRG	CRF	CPS1	CPS0
Initial value :	0	1	1	0	0	0	0	0
R/W :	R/W*	—	R	W	W	W	W	W

Note: * Only 0 can be written

CDVC is an 8-bit register to control the capstan frequency division circuit. It is initialized to H'60 by a reset, or in stand-by or module stop mode.

Bit 7—Mask CFG Flag (MCGin): MCGin is a flag to indicate occurrence of a frequency division signal during the mask timer's mask period. To clear it by software, write 0 after reading 1. Also, setting has the highest priority in this flag. If a condition setting the flag and 0 write occur simultaneously, the latter is invalid.

Bit 7

MCGin	Description
0	CFG is in normal operation (Initial value)
1	Shows that DVCFG was detected during masking (runaway detected)

Bit 6—Reserved: Cannot be modified and is always read as 1.

Bit 5—CFG Mask Status Bit (CMK): Indicates the status of the mask. It is initialized to 1 by a reset, or in stand-by or module stop mode.

Bit 5

CMK	Description
0	Indicates that the capstan mask timer has released masking
1	Indicates that the capstan mask timer is currently masking (Initial value)

Bit 4—CFG Mask Selection Bit (CMN): Selects the turning on/off of the mask function.

Bit 4

CMN	Description
0	Capstan mask timer function on. (Initial value)
1	Capstan mask timer function off.

Bit 3—PB (ASM) → REC Transition Timing Sync ON/OFF Selection Bit (DVTRG): Selects the On/Off of the timing sync of the transition from PB (ASM) to REC when the DVCFG2 signal is generated.

Bit 3

DVTRG	Description
0	PB (ASM) → REC transition timing sync on. (Initial value)
1	PB (ASM) → REC transition timing sync off.

Bit 2—CFG Frequency Division Edge Selection Bit (CRF): Selects the edge of the CFG signal to be divided.

Bit 2

CRF	Description
0	Performs frequency division at the rising edge of CFG. (Initial value)
1	Performs frequency division at both edges of CFG.

Bits 1 and 0—CFG Mask Timer Clock Selection Bits (CPS1, CPS0): Selects the clock source for the CFG mask timer. ($\phi_s = f_{osc}/2$)

Bit 1	Bit 0	Description
CPS1	CPS0	
0	0	$\phi_s/1024$ (Initial value)
	1	$\phi_s/512$
1	0	$\phi_s/256$
	1	$\phi_s/128$

CFG Frequency Division Register 1 (CDIVR1)

Bit :	7	6	5	4	3	2	1	0
	—	CDV16	CDV15	CDV14	CDV13	CDV12	CDV11	CDV10
Initial value :	1	0	0	0	0	0	0	0
R/W :	—	W	W	W	W	W	W	W

CDIVR1 is an 8-bit write-only register to set the division value. If a read is attempted, an undetermined value is read out. Bit 7 is reserved.

The frequency division value is written in the reload register and the down counter at the same time.

CFG's frequency is divided by N at its rising edge or both edges. If the register value is 0, no division operation is performed, and the DVCFG signal with the same input cycle with CFG signal is output. The DVCFG signal is sent to the capstan speed error detector. It is initialized to H'80 by a reset or in stand-by mode together with the capstan frequency division register and the down counter.

CFG Frequency Division Register 2 (CDIVR2)

Bit :	7	6	5	4	3	2	1	0
	—	CDV26	CDV25	CDV24	CDV23	CDV22	CDV21	CDV20
Initial value :	1	0	0	0	0	0	0	0
R/W :	—	W	W	W	W	W	W	W

CDIVR2 is an 8-bit write-only register to set the division value. If a read is attempted, an undetermined value is read out. Bit 7 is reserved.

The frequency division value is written in the reload register and the down counter at the same time.

CFG's frequency is divided by N at its rising edge or both edges. If the register value was 0, no division operation is performed, and the DVCFG signal with the same input cycle with CFG is output. The DVCFG2 signal is sent to the capstan speed error detector and the Timer L.

The DVCFG2 circuit has no mask timer function.

The frequency division counter starts its division operation at the point data was written in CDIVR2. If synchronization is required for phase matching, for example, do it by writing in CDIVR2. If the DVTRG bit of the CDVC register is 0, the register synchronizes with the switching timing from PB (ASM) to REC.

It is initialized to H'80 by a reset or in stand-by mode together with the capstan frequency division register and the down counter.

DVCFG Mask Period Register (CTMR)

Bit :	7	6	5	4	3	2	1	0
	—	—	CPM5	CPM4	CPM3	CPM2	CPM1	CPM0
Initial value :	1	1	1	1	1	1	1	1
R/W :	—	—	W	W	W	W	W	W

CTMR is an 8-bit write-only register. If a read is attempted, an undetermined value is read out. CTMR is a reload register for the mask timer (down counter). Set in it the mask period of CFG. The mask period is determined by the clock specified by the bits 1 and 0 of CDVC and the set value (N - 1). If data is written in CTMR, it is written also in the mask timer at the same time.

It is initialized to H'FF by a reset, or in stand-by or module stop mode.

Mask period = $N \times \text{clock cycle}$

Operation:

- Frequency divider

The CFG pulses output from the capstan motor are sent to internal circuitry as the CFG signal via the zero-cross type comparator. The CFG signal, shaped into a rectangular waveform by a reshaping circuit, is divided by the CFG frequency dividers, and used in servo control. The rising edge or both edges of the CFG signal can be selected for the frequency divider.

The CFG frequency divider consists of a 7-bit frequency divider with a mask timer for capstan speed control (DVCFG signal generator) and a 7-bit frequency divider for capstan phase control (DVCFG2 signal generator).

The DVCFG signal generator consists of a 7-bit reload register (CFG frequency division register1: CDIVR1), a 7-bit down-counter, and a 6-bit mask timer (with settable mask interval). Frequency division is performed by setting the frequency-division value in 7-bit CDIVR1. When the frequency-division value is written in CDIVR1, it is also written in the down-counter. After frequency-division of a CFG signal for which the edge has been selected, the signal is sent via the mask timer to the capstan speed error detector as the DVCFG signal.

The DVCFG2 signal generator consists of a 7-bit reload register (CFG frequency division register 2: CDIVR2) and a 7-bit down-counter. The 7-bit frequency divider does not have a mask timer. Frequency division is performed by setting the frequency-division value in CDIVR2. When the frequency-division value is written in CDIVR2, it is also written in the down-counter. After frequency division of a CFG signal for which the edge has been selected, the signal is sent to the capstan speed error detector and timer L as the DVCFG2 signal. Frequency division starts when the frequency-division value is written.

When DVTRG bit in CDVC register is set to 0, reloading is executed with the switch over timing from PB (ASM) mode to REC mode. To switch from REF30 to CREF, change the settings of bit 4 (CR/RF bit) in the capstan phase error detection control register (CPGCR). If synchronization is necessary for phase control, this can be provided by writing the frequency-division value in CDIVR2.

The down-counters are decremented on rising edges of the CFG signal when the CRF bit is 0 in the DVCFG control register (CDVC), and on both edges when the CRF bit is 1.

Figure 26.66 shows examples of CFG frequency division waveforms.




Figure 26.66 CFG Frequency Division Waveforms

- Mask timer

The capstan mask timer is a 6-bit reload timer that uses a prescaled clock as a clock source.

The mask timer is used for masking DVCFG signal intended for controlling the capstan speed.

The capstan mask timer prevents edge detection to be carried out for an unnecessarily long duration by masking the edge detection for a certain period. The above trouble can result from abnormal revolution (runout) of the capstan motor because its revolution has to cover a wide range speeds from the low/still up to the high speed search.

The capstan mask timer is started by a pulse edge in the divided CFG signal (DVCFG). While the timer is running, a mask signal disables the output of further DVCFG pulses. The mask signal is shown in figure 26.67.

The mask timer status can be monitored by reading the CMK flag in the DVCFG control register (CDVC).




Figure 26.67 Mask Signal

Figures 26.68 and 26.69 show examples of CFG mask timer operations.




Figure 26.68 CFG Mask Timer Operation (When Capstan Motor is Racing)




Figure 26.69 CFG Mask Timer Operation (When Capstan Motor is Operating Normally)

26.14.4 DFG Noise Removal Circuit

Block Diagram: Figure 26.70 shows the block diagram of the DFG noise removal circuit.




Figure 26.70 DFG Noise Removal Circuit

Register Description: Table 26.24 shows the register configuration of the DFG mask circuit.

Table 26.24 Register Configuration

Name	Abbrev.	R/W	Size	Initial Value	Address
FG control register	FGCR	W	Byte	H'FE	H'D09E

FG Control Register (FGCR)

Bit :	7	6	5	4	3	2	1	0
	—	—	—	—	—	—	—	DRF
Initial value :	1	1	1	1	1	1	1	0
R/W :	—	—	—	—	—	—	—	W

FGCR selects the edge of the DFG noise removal signal (NCDFF) to be sent to the drum speed error detector. If a read is attempted, an undetermined value is read out. It is initialized to H'FE by a reset, or in stand-by or module stop mode. The edge selection circuit is located in the drum speed error detector, and outputs the register output to the drum speed error detector.

Bits 7 to 1—Reserved: Cannot be modified and are always read as 1.

Bit 0—DFG Edge Selection Bit (DRF): Selects the edge of the NCDFG signal used in the drum speed error detector.

Bit 0

DRF	Description
0	Selects the rising edge of NCDFG signal (Initial value)
1	Selects the falling edge of NCDFG signal

Operation

The DFG noise removal circuit generates a signal (NCDFG signal) as a result of removing noise (signal fluctuation smaller than 2ϕ) from the DFG signal. The resulted NCDFG signal is behind the time when the DFG signal was detected by 2ϕ . Figure 26.71 shows the NCDFG signal.




Figure 26.71 NCDFG Signal

26.15 Sync Signal Detector

26.15.1 Overview

This block performs detection of the horizontal sync signal (Hsync) and vertical sync signal (Vsync) from the composite sync signal (Csync), noise counting, and field detection. It detects the horizontal and vertical sync signals by setting threshold in the register and based on the servo clock ($\phi_s = f_{osc}/2$). Noise masking is possible during the detection of the horizontal sync signals, and if any Hsync pulse is missing, it can be supplemented. Also, if total volume of the noise detected in one frame of Csync amounted over a specified volume, the detector generates a noise detection interrupt.

Note: This circuit detects a pulse with a specific width set by the threshold register. It does not classify or restore the sync signal to a formal one.

26.15.2 Block Diagram

Figure 26.72 shows the block diagram of the sync signal detector.




Figure 26.72 Block Diagram of the Sync Signal Detector

26.15.3 Pin Configuration

Table 26.25 shows the pin configuration of the sync signal detector.

Table 26.25 Pin Configuration

Name	Abbrev.	I/O	Function
Composite sync signal input pin	Csync	Input	Composite sync signal input

26.15.4 Register Configuration

Table 26.26 shows the register configuration of the sync signal detector.

Table 26.26 Register Configuration

Name	Abbrev.	R/W	Size	Initial Value	Address
Vertical sync signal threshold register	VTR	W	Byte	H'C0	H'D0B0
Horizontal sync signal threshold register	HTR	W	Byte	H'F0	H'D0B1
H complement start time setting register	HRTR	W	Byte	H'00	H'D0B2
Complement H pulse width setting register	HPWR	W	Byte	H'F0	H'D0B3
Noise detection window setting register	NWR	W	Byte	H'C0	H'D0B4
Noise detector	NDR	W	Byte	H'00	H'D0B5
Sync signal control register	SYNCR	R/W	Byte	H'F8	H'D0B6

26.15.5 Register Description

Vertical Sync Signal Threshold Register (VTR)

Bit :	7	6	5	4	3	2	1	0
	—	—	VTR5	VTR4	VTR3	VTR2	VTR1	VTR0
Initial value :	1	1	0	0	0	0	0	0
R/ W :	—	—	W	W	W	W	W	W

VTR is an 8-bit write-only register that sets the threshold for the vertical sync signal when the signal is detected from the composite sync signal. The threshold is set by bits 5 to 0 (VTR5 to VTR0). Bits 7 and 6 are reserved. If a read is attempted, an undetermined value is read out. It is initialized to H'C0 by a reset, or in stand-by or module stop mode.

Horizontal Sync Signal Threshold Register (HTR)

Bit :	7	6	5	4	3	2	1	0
	—	—	—	—	HTR3	HTR2	HTR1	HTR0
Initial value :	1	1	1	1	0	0	0	0
R/W :	—	—	—	—	W	W	W	W

HTR is an 8-bit write-only register that sets the threshold for the horizontal sync signal when the signal is detected from the composite sync signal. The threshold is set by bits 3 to 0 (HTR3 to HTR0). Bits 7 and 4 are reserved. If a read is attempted, an undetermined value is read out. It is initialized to H'F0 by a reset, or in stand-by or module stop mode.

Figure 26.73 shows the threshold values and separated sync signals.




Figure 26.73 Threshold Values and Separated Sync Signals

Example

The values set to detect the vertical and horizontal sync signals (SEPV, SEPH) from Csync are required to meet the following conditions. Assumed that the set values in VTHR register were VVTH and HVTH,

$$(VVTH-1) \times 2/\phi_s > H_{\text{pulse}}$$

$$(HVTH-2) \times 2/\phi_s \leq H_{\text{pulse}}/2 < (HVTH-1) \times 2/\phi_s$$

Where, H_{pulse} is pulse width (μs) of the horizontal sync signal, and ϕ_s is servo clock ($f_{\text{osc}}/2$).

Thus, if $\phi_s = 5 \text{ MHz}$, NTSC system is used,

$$(VVTH-1) \times 0.4\mu\text{s} > 4.7\mu\text{s}$$

$$\therefore VVTH \geq H'D$$

$$(VVTH-2) \times 0.4\mu\text{s} \leq 2.35\mu\text{s} < (HVTH-1) \times 0.4\mu\text{s}$$

$$\therefore VVTH \geq H'7$$

Note: This circuit detects the pulse with the width set in VTHR. If a noise pulse with the width greater than the set value is input, the circuit regards it as a sync signal.

H Complement Start Time Setting Register (HRTR)

Bit :	7	6	5	4	3	2	1	0
	HRTR7	HRTR6	HRTR5	HRTR4	HRTR3	HRTR2	HRTR1	HRTR0
Initial value :	0	0	0	0	0	0	0	0
R/W :	W	W	W	W	W	W	W	W

HRTR is an 8-bit write-only register that sets the timing to generate a complementary pulse if a pulse of the horizontal sync signal is missing.

If a read is attempted, an undetermined value is read out. It is initialized to H'00 by a reset, or in stand-by or module stop mode.

$$((\text{Value of HRTR7-0}) + 1) \times 2/\phi_s = \text{TH}$$

where, TH is the period of the horizontal sync signal (μs), and ϕ_s is the servo clock ($f_{\text{osc}}/2$).

Whether the horizontal sync signal exists or not is determined one clock before the complementary pulse is generated. Accordingly, set to HRTR7 to HRTR0 a value obtained from the equation shown above plus one.

Also, HRTR7-HRTR0 sets the noise mask period. If the horizontal sync signal has the normal pulses, it is masked in the mask period.

The start and the end of the mask period are computed from the rising edge of OSCH and SEPH, respectively. See figure 26.75.

Complementary H Pulse Width Setting Register (HPWR)

Bit :	7	6	5	4	3	2	1	0
	—	—	—	—	HPWR3	HPWR2	HPWR1	HPWR0
Initial value :	1	1	1	1	0	0	0	0
R/W :	—	—	—	—	W	W	W	W

HRWR is an 8-bit write-only register that sets the pulse width of the complementary pulse which is generated if a pulse of the horizontal sync signal is missing. Bits 7 to 4 are reserved.

If a read is attempted, an undetermined value is read out. It is initialized to H'F0 by a reset or in stand-by mode.

$$((\text{Value of HPWR3-0}) + 1) \times 2/\phi_s = \text{Hpulse}$$

Where, Hpuls is the pulse width of the horizontal sync signal (μs), and ϕ_s is the servo clock ($f_{\text{osc}}/2$).

Noise Detection Window Setting Register (NWR)

Bit :	7	6	5	4	3	2	1	0
	—	—	NWR5	NWR4	NWR3	NWR2	NWR1	NWR0
Initial value :	1	1	0	0	0	0	0	0
R/W :	—	—	W	W	W	W	W	W

NWR is an 8-bit write-only register that sets the period (window) when the drop-out of the horizontal sync signal pulse is detected and the noise is counted. Set the timing of the noise detection window in bits 5 to 0. Bits 7 and 6 are reserved.

If a read is attempted, an undetermined value is read out. It is initialized to H'C0 by a reset, or in stand-by or module stop mode.

Set the value of the noise detection window timing according to the following equation.

$$((\text{Value of NWR5-0}) + 1) \times 2/\phi_s = 1/4 \times TH$$

Where, TH is the pulse width of the horizontal sync signal (μs), and ϕ_s is the servo clock ($f_{osc}/2$).

It is recommended that this timing value is set at about 1/4 of the cycle of the horizontal sync signal.

Noise Detection Register (NDR)

Bit :	7	6	5	4	3	2	1	0
	NDR7	NDR6	NDR5	NDR4	NDR3	NDR2	NDR1	NDR0
Initial value :	0	0	0	0	0	0	0	0
R/W :	W	W	W	W	W	W	W	W

NDR is an 8-bit write-only register that sets the noise detection level when the noise of the horizontal sync signal is detected (when NWR is set). Set the noise detection level in bits 7 to 0.

No read is valid. If a read is attempted, an undetermined value is read out. It is initialized to H'00 by a reset, or in stand-by or module stop mode.

The noise detector takes counts of the drop-outs of the horizontal sync signal pulses and the noise within the pulses, and if they amount to a count greater than four times of the value set in NDR7-NDR0, the detector sets the NOIS flag in the sync signal control register (SYNCR). Set the noise detection level at 1/4 of the noise counts in one frame.

The noise counter is cleared whenever Vsync is detected twice.

See section 26.15.6, Noise Detection for the details of the noise detection window and the noise detection level.

Sync Signal Control Register (SYNCR)

Bit :	7	6	5	4	3	2	1	0
	—	—	—	—	NIS/VD	NOIS	FLD	SYCT
Initial value :	1	1	1	1	1	0	0	0
R/W :	—	—	—	—	R/W	R/(W)*	R	R/W

Note: * Only 0 can be written

SYNCR is an 8-bit register that controls the noise detection, field detection, polarity of the sync signal input, etc.

It is initialized to H'F8 by a reset, or in stand-by mode. Bits 7 to 4 are reserved. No write is valid. Bit 1 is read-only.

Bits 7 to 4—Reserved: Cannot be modified and are always read as 1.

Bit 3—Interrupt Selection Bit (NIS/VD): Selects whether an interrupt request is generated by noise level detection or VD signal detection.

Bit 3

NIS/VD	Description
0	Interrupt at the noise level
1	Interrupt at VD (Initial value)

Bit 2—Noise Detection Flag (NOIS): NOIS is a status flag indicating that the noise counts reached at more than four times of the value set in NDR. The flag is cleared only by writing 0 after reading 1. Care is required because it is not cleared automatically.

Bit 2

NOIS	Description
0	Noise count is smaller than four times of the value set in NDR (Initial value)
1	Noise count is the same or greater than four times of the value set in NDR


Bit 1—Field Detection Flag (FLD): Indicates whether the field currently being scanned is even or odd. See figure 26.74.

Bit 1

FLD	Description	
0	Odd field	(Initial value)
1	Even field	

Bit 0—Sync Signal Polarity Selection Bit (SYCT): Selects the polarity of the sync signal (Csync) to be input.

Bit 0

SYCT	Description	Polarity
0		Positive (Initial value)
1		Negative




Figure 26.74 Field Detection

26.15.6 Noise Detection

If a pulse of the horizontal sync signal is missing, a complementary pulse is set at the timing set in HPWR and with the set pulse width.

Set the noise detection window with HWR of about 1/4 of the horizontal sync signal, and the pulse with equal high and low periods will be obtained.

Example of Setting: Assumed that a complementary pulse is set when fosc = 10MHz under the conditions $\phi_s = 5$ MHz, NTSC:TH = 63.6 (μ s) and Hpuls = 4.7 (μ s), the set values of the complementary pulse timing (HRTR7-0), complementary pulse width (HPWR3-0), and noise detection window timing (NWR5-0) are expressed by the following equations.

$$(\text{Value of HRTR7-0}) \times 2/\phi_s = \text{TH}$$

$$((\text{Value of HPWR3-0}) + 1) \times 2/\phi_s = \text{Hpuls}$$

$$((\text{Value of NWR5-0}) + 1) \times 2/\phi_s = 1/4 \times \text{TH}$$

Where, TH is the cycle of the horizontal sync signal (μ s), Hpuls is the pulse width of the horizontal sync signal (μ s) and ϕ_s is the servo clock (Hz) (fosc/2).

Accordingly,

$$(\text{Value of HRTR7-0}) \times 0.4 (\mu\text{s}) = 63.6 (\mu\text{s})$$

$$\therefore \text{HRTR7-0} = \text{H'9F}$$

$$((\text{Value of HPWR3-0}) + 1) \times 0.4 (\mu\text{s}) = 4.7 (\mu\text{s})$$

$$\therefore \text{HRTR3-0} = \text{H'B}$$

$$((\text{Value of NWR5-0}) + 1) \times 0.4 (\mu\text{s}) = 16 (\mu\text{s})$$


$$\therefore \text{NWR5-0} = \text{H'27}$$

Also, the noise mask period is computed as follows.

$$((\text{Value of HRTR7-0}) + 1) - 24 \times 2/\phi_s = 54 (\mu\text{s})$$

Where, 24 is a constant required for a structural reason.

Figure 26.75 shows the set period for HRTR, HPWR, and NWR.



[Legend]

- SEPH : Horizontal sync signal after detection
 OSCH : Horizontal sync signal after complement
 a : Value set for the noise detection window (NWR5 to NWR0)
 b : Value set for the pulse width of the horizontal sync signal (NPWR3 to NPWR0)
 c : Value set for complement timing (HRTR7 to HRTR0)
 $\bar{a}$, $\bar{b}$, $\bar{c}$: Complements of 1 of a,b,c, respectively
 H'E8 : Complement of 2 of multiplier 24 in the equation for the noise mask period
 (The noise mask period ends 24 counts before the overflow of H reload counter.)
 TH : Cycle of the horizontal sync signal
 (NTSC:63.6 [ms], PAL:64[ms])
 TM : Timing at which the noise mask period ends.

Figure 26.75 Set Period for HRTR, HPWR, and NWR

Noise Detection Operation: The noise detector considers an irregular pulse of the composite sync signal (Csync) and a chip of a horizontal sync signal pulse within a frame as noise. The noise counter takes counts of the irregular pulses during the high period of the noise detection window and the chips and drop-outs of the horizontal sync signal pulses during the low period. The noise detector counts more than one irregular pulses as one. The noise counter is cleared at every frame (Vsync is detected twice).

The equalizing pulse contained in 9H of the vertical sync signal is counted also as an irregular pulse.

The noise detection flag (NOIS) in the sync signal control register (SYNCR) is set to 1 if the count of the irregular pulses + the count of the pulse chips and drop-outs of the horizontal sync signal $> 4 \times (\text{value of NDR7 to 0})$.

See the description on the sync signal control register (SYNCR) in section 26.15.5, Register Description, for the NOIS bit.

Figure 26.76 shows the operation of the noise detection.




Figure 26.76 Operation of the Noise Detection

26.15.7 Activation of the Sync Signal Detector

After release of reset or transition from the power down mode to the active mode, the sync signal detector starts operation by a sync signal input after release of module stop. The pulse of the polarity specified by the SYCT bit of the sync signal control register (SYNCR) is input to the detector. The detector starts operation even if this pulse is a noise pulse with a width smaller than the regular width. The minimum pulse width which can activate the detector is not constant depending on the internal operation of the input circuit. Accordingly, if the assured activation of the detector is required, input a pulse with a width greater than $4/\phi_s$ ($\phi_s = f_{osc}/2$ (Hz)). In such a case, care is required to noise, because even a pulse with a width smaller than $4\phi/s$ may cause activation.

26.16 Servo Interrupt

26.16.1 Overview

The interrupt exception processing of the servo module is started by one of ten factors, i.e. the drum speed error detector (×2), drum phase error detector, capstan speed error detector (×2), capstan phase error detector, HSW timing generator (×2), sync detector, and CTL circuit. For these interrupt factors, see each of their circuit sections of this manual. For details of exception processing, see section 5, Exception Handling.

26.16.2 Register Configuration

Table 26.27 shows the list of the registers which control the interrupt of the servo section.

Table 26.27 Registers which Control the Interrupt of the Servo Section

Name	Abbrev.	R/W	Size	Initial Value	Address
Servo interrupt enable register 1	SIENR1	R/W	Byte	H'00	H'D0B8
Servo interrupt enable register 2	SIENR2	R/W	Byte	H'FC	H'D0B9
Servo interrupt request register 1	SIRQR1	R/W	Byte	H'00	H'D0BA
Servo interrupt request register 2	SIRQR2	R/W	Byte	H'FC	H'D0BB

26.16.3 Register Description

Servo Interrupt Enable Register 1 (SIENR1)

Bit :	7	6	5	4	3	2	1	0
	IEDRM3	IEDRM2	IEDRM1	IECAP3	IECAP2	IECAP1	IEHSW2	IEHSW1
Initial value :	0	0	0	0	0	0	0	0
R/W :	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

SIENR1 is an 8-bit read/write register that enables or disables interrupts in the servo section. It is initialized to H'00 by a reset, or in stand-by or module stop mode.

Bit 7—Drum Phase Error Detection Interrupt Enable Bit (IEDRM3)

Bit 7

IEDRM3	Description
0	Disables the request of the interrupt by IRRDRM3 (Initial value)
1	Enables the request of the interrupt by IRRDRM3

Bit 6—Drum Speed Error Detection (Lock Detection) Interrupt Enable Bit (IEDRM2)

Bit 6

IEDRM2	Description
0	Disables the request of the interrupt by IRRDRM2 (Initial value)
1	Enables the request of the interrupt by IRRDRM2

Bit 5—Drum Speed Error Detection (OVF, Latch) Interrupt Enable Bit (IEDRM1)

Bit 5

IEDRM1	Description
0	Disables the request of the interrupt by IRRDRM1 (Initial value)
1	Enables the request of the interrupt by IRRDRM1

Bit 4—Capstan Phase Error Detection Interrupt Enable Bit (IECAP3)

Bit 4

IECAP3	Description
0	Disables the request of the interrupt by IRRCAP3 (Initial value)
1	Enables the request of the interrupt by IRRCAP3

Bit 3—Capstan Speed Error Detection (Lock Detection) Interrupt Enable Bit (IECAP2)

Bit 3

IECAP2	Description
0	Disables the request of the interrupt by IRRCAP2 (Initial value)
1	Enables the request of the interrupt by IRRCAP2

Bit 2—Capstan Speed Error Detection (OVF, Latch) Interrupt Enable Bit (IECAP1)

Bit 2

IECAP1	Description
0	Disables the request of the interrupt by IRRCAP1 (Initial value)
1	Enables the request of the interrupt by IRRCAP1

Bit 1—HSW Timing Generation (counter clear, capture) Interrupt Enable Bit (IEHSW2)

Bit 1

IEHSW2	Description
0	Disables the request of the interrupt by IRRHSW2 (Initial value)
1	Enables the request of the interrupt by IRRHSW2

Bit 0—HSW Timing Generation (OVW, Matching, STRIG) Interrupt Enable Bit (IEHSW1)

Bit 0

IEHSW1	Description
0	Disables the request of the interrupt by IRRHSW1 (Initial value)
1	Enables the request of the interrupt by IRRHSW1

Servo Interrupt Enable Register 2 (SIENR2)

Bit :	7	6	5	4	3	2	1	0
	—	—	—	—	—	—	IESNC	IECTL
Initial value :	1	1	1	1	1	1	0	0
R/W :	—	—	—	—	—	—	R/W	R/W

SIENR2 is an 8-bit read/write register that enables or disables interrupts in the servo section. It is initialized to H'FC by a reset, stand-by or module stop.

Bits 7 to 2—Reserved: Cannot be modified and are always read as 1.

Bit 1—Vertical Sync Signal Interrupt Enable Bit (IESNC)

Bit 1

IESNC	Description
0	Disables the request of the interrupt (interrupt to the vertical sync signal) by IRRSNC (Initial value)
1	Enables the request of the interrupt by IRRSNC

Bit 0—CTL Interrupt Enable Bit (IECTL)

Bit 0

IECTL	Description
0	Disables the request of the interrupt by IRRCTL (Initial value)
1	Enables the request of the interrupt by IRRCTL

Servo Interrupt Request Register 1 (SIRQR1)

Bit :	7	6	5	4	3	2	1	0
	IRRDRM3	IRRDRM2	IRRDRM1	IRRCAP3	IRRCAP2	IRRCAP1	IRRHSW2	IRRHSW1
Initial value :	0	0	0	0	0	0	0	0
R/W :	R/(W)*	R/(W)*	R/(W)*	R/(W)*	R/(W)*	R/(W)*	R/(W)*	R/(W)*

Note: * Only 0 can be written to clear the flag.

SIRQR1 is an 8-bit read/write register that indicates interrupt request in the servo section. If the interrupt request has occurred, the corresponding bit is set to 1.

Only 0 can be written to clear the flag. It is initialized to H'00 by a reset, or in stand-by or module stop mode.

Bit 7—Drum Phase Error Detector Interrupt Request Bit (IRRDRM3)

Bit 7

IRRDRM3	Description
0	No interrupt request from the drum phase error detector. (Initial value)
1	Interrupt requested from the drum phase error detector.

Bit 6—Drum Speed Error Detector (Lock Detection) Interrupt Request Bit (IRRDRM2)

Bit 6

IRRDRM2	Description
0	No interrupt request from the drum speed error detector (lock detection). (Initial value)
1	Interrupt requested from the drum speed error detector (lock detection).

Bit 5—Drum Speed Error Detector (OVF, Latch) Interrupt Request Bit (IRRDRM1)

Bit 5

IRRDRM1	Description
0	No interrupt request from the drum speed error detector (OVF, latch). (Initial value)
1	Interrupt requested from the drum speed error detector (OVF, latch).

Bit 4—Capstan Phase Error Detector Interrupt Request Bit (IRRCAP3)

Bit 4

IRRCAP3	Description
0	No interrupt request from the capstan phase error detector. (Initial value)
1	Interrupt requested from the capstan phase error detector.

Bit 3—Capstan Speed Error Detector (Lock Detection) Interrupt Request Bit (IRRCAP2)

Bit 3

IRRCAP2	Description
0	No interrupt request from the capstan speed error detector (lock detection). (Initial value)
1	Interrupt requested from the drum speed error detector (lock detection).

Bit 2—Drum Speed Error Detector (OVF, Latch) Interrupt Request Bit (IRRCAP1)

Bit 2

IRRCAP1	Description
0	No interrupt request from the capstan speed error detector (OVF, latch). (Initial value)
1	Interrupt requested from the capstan speed error detector (OVF, latch).

Bit 1—HSW Timing Generator (Counter Clear, Capture) Interrupt Permission Bit (IRRHSW2)

Bit 1

IRRHSW2	Description
0	No interrupt request from the HSW timing generator (counter clear, capture). (Initial value)
1	Interrupt requested from the HSW timing generator (counter clear, capture).

Bit 0—HSW Timing Generator (OVW, Matching, STRIG) Interrupt Permission Bit (IRRHSW1)

Bit 0

IRRHSW1	Description
0	No interrupt request from the HSW timing generator (OVW, matching, STRIG). (Initial value)
1	Interrupt requested from the HSW timing generator (OVW, matching, STRIG).

Servo Interrupt Request Register 2 (SIRQR2)

Bit :	7	6	5	4	3	2	1	0
	—	—	—	—	—	—	IRRSNC	IRRCTL
Initial value :	1	1	1	1	1	1	0	0
R/W :	—	—	—	—	—	—	R/(W)*	R/(W)*

Note: * Only 0 can be written to clear the flag.

SIRQR2 is an 8-bit read/write register that indicates interrupt request in the servo section. If the interrupt request has occurred, the corresponding bit is set to 1.
Writing 0 after reading 1 is allowed; no other writing is allowed. It is initialized to H'FC by a reset, or in stand-by or module stop mode.

Bits 7 to 2—Reserved: Cannot be modified and are always read as 1.

Bit 1—Vertical Sync Signal Interrupt Request Bit (IRRSNC)

Bit 1

IRRSNC	Description
0	No interrupt request from the sync signal detector (VD, noise) (Initial value)
1	Interrupt requested from the sync signal detector (VD, noise)

Bit 0—CTL Signal Interrupt Request Bit (IRRCTL)

Bit 0

IRRCTL	Description
0	No interrupt request from CTL (Initial value)
1	Interrupt requested from CTL

Section 27 Sync Separator for OSD and Data Slicer

27.1 Overview

The sync separator separates the horizontal sync signal and vertical sync signal from the composite video signal input from the CVin2 terminal and sends the sync signals to the on screen display (OSD) module and data slicer.

The sync separator has an automatic frequency controller (AFC), which generates a reference clock at 576 or 448 times the horizontal sync signal frequency. This reference clock is used to separate the horizontal sync signal from the composite video signal. The AFC receives the Hsync signal processed by the H complement and mask counter. The H complement and mask counter removes noise and equalizing pulses from the Hsync signal and interpolates necessary pulses for the Hsync signal.

The sync separator separates the vertical sync signal from the composite video signal through the counting operation of the V complement and mask counter. The V complement and mask counter increments the count at double the frequency of the horizontal sync signal to mask the Vsync noise and to generate complementary pulses for the Vsync signal according to the register settings.

Through the above functions, the sync signals can be separated correctly against noise input to the CVin2 terminal, motor skew due to VCR tape playback or special-function playback, and abnormal noise in a weak field.

In addition, the sync separator provides the field detection function necessary for the data slicer, and the noise detection function necessary for tuner detection (detecting the tuning status).

As the AFC reference clock is also used as the dot clock of the OSD, switching the reference clock can change the dot width of the display. When the text display mode of the OSD is used, refer to section 27.3.6, Automatic Frequency Controller (AFC).

In addition to the CVin2 video signal, the following signals can be selected as sources of sync separation through the external circuit and register settings: the Csync composite sync signal input from the Csync/Hsync terminal, and the separate Vsync and Hsync signals input from the VLPF/Vsync and Csync/Hsync terminals, respectively.

27.1.1 Features

- Horizontal sync signal separation: Stable separation is provided by the AFC, and complement and mask functions are available.
- AFC reference clock frequency: 576 or 448 times the frequency of the horizontal sync signal can be selected.
- Vertical sync signal separation: The masking and complement functions are available through the V complement and mask counter.
- The source for sync separation can be selected from three signals (five methods).
 1. Composite video signal input from the CVin2 terminal (two methods)
 2. Csync signal input from the Csync/Hsync terminal (two methods)
 3. Vsync and Hsync signals that are input from the VLPF/Vsync and Csync/Hsync terminals, respectively (one method)
- Csync separation comparator: The slice level can be selected by register settings.
- Polarity of the Csync/Hsync terminal input: The signal detection polarity can be selected.
- Polarity of the VLPF/Vsync terminal input: The signal detection polarity can be selected.
- Noise detection: Noise during one frame is counted and a noise detection interrupt is generated when the count reaches the specified value.
- Noise detection counter: The count is readable and is reset every other vertical sync signal input.
- Field detection: The odd or even field for interlace scanning is distinguished.
- Reference Hsync signal for the AFC: The reference Hsync signal can be selected.
- V complement and mask counter: The source for the counter clock (twice the frequency of the horizontal sync signal) can be selected.
- Internal Csync generator: The clock source for the internal Csync generator can be selected.

27.1.2 Block Diagram

Figure 27.1 shows the block diagram of the sync separator.

27.1.3 Pin Configuration

Table 27.1 shows the pin configuration of the sync separator.

Table 27.1 Sync Separator Pin Configuration

Name	Abbrev.	I/O	Function
Sync signal input/output	Csync/Hsync	Input/output	Composite sync signal input/output or horizontal sync signal input
	VLPF/Vsync	Input	Pin for connecting external LPF for vertical sync signal or input pin for vertical sync signal
AFC oscillation signals	AFCosc	Input/output	AFC oscillation signal
	AFCpc	Input/output	AFC by-pass capacitor connecting pin
LPF for AFC	AFCLPF	Input/output	External LPF connecting pin for AFC
Composite video signal	CVin2	Input	Composite video signal input (2 Vpp, with a sync tip clamp circuit)

27.1.4 Register Configuration

Table 27.2 shows the sync separator registers.

Table 27.2 Sync Separator Registers

Name	Abbrev.	R/W	Size	Initial Value	Address* ¹
Sync separation input mode register	SEPIMR	R/W	Byte	H'00	H'D240
Sync separation control register	SEPCR	R/(W)* ²	Byte	H'00	H'D241
Sync separation AFC control register	SEPACR	R/(W)* ²	Byte	H'10	H'D242
Horizontal sync signal threshold register	HVTHR	W	Byte	H'E0	H'D243
Vertical sync signal threshold register	VVTHR	W	Byte	H'00	H'D244
Field detection window register	FWIDR	W	Byte	H'F0	H'D245
H complement and mask register	HCMMR	W	Word	H'0000	H'D246
Noise detection counter	NDETC	R	Byte	H'00	H'D248
Noise detection level register	NDETR	W	Byte	H'00	H'D248
Data slicer detection window register	DDETR	W	Byte	H'00	H'D249
Internal sync signal frequency register	INFRQR	W	Byte	H'10	H'D24A

Notes: 1. Lower 16 bits of the address.

2. Only 0 can be written to clear the flag.

Table 27.3 Source Signals for Sync Separation

Input Source	Vsync Detector	External SW1	External SW2	External SW3	External SW4	CCMPSL (Internal SW5)	VSEL (Internal SW6)	Csync/Hsync Terminal
CVin2 input	Vsync Schmitt	Off	On	a	a	0	0	Output
	Csync Schmitt	Off	Off	Open	Input fixed to OVss	0	1	Output
Csync input	Vsync Schmitt	On	On	a	a	1	0	Input
	Csync Schmitt	On	Off	a	Input fixed to OVss	1	1	Input
Hsync/Vsync input	Vsync Schmitt	Off	Off	b	b	1	0	Input

Bits 7 and 6—Csync Separation Comparator Slicing Voltage Select

(CCMPV1 and CCMPV0): Select the slicing voltage for the Csync separation comparator. The value set by these bits is the slicing level against the sync tip level (–40 IRE). Note that this slicing level is used only for reference.

Bit 7	Bit 6	Description
CCMPV1	CCMPV0	
0	0	The Csync slicing level is 10 IRE (Initial value)
	1	The Csync slicing level is 5 IRE
1	0	The Csync slicing level is 15 IRE
	1	The Csync slicing level is 20 IRE


Bit 5—Csync Separation Comparator Input Select (CCMPSL): Controls internal switch SW5 to select whether to use the Csync separation comparator input or Csync Schmitt input. Writing 0 to this bit selects the Csync separation comparator input, and writing 1 selects the Csync Schmitt input. This bit also controls the input/output status of the Csync/Hsync terminal. Writing 0 to this bit makes the Csync/Hsync an output terminal, and writing 1 makes it an input terminal. Note that the Csync/Hsync terminal enters a high-impedance state at reset and in sleep, subactive, subsleep, watch, standby, and module stop modes.

Bit 5

CCMPSL	Description
0	The Csync separation comparator input is selected The Csync/Hsync terminal operates as an output terminal (Initial value)
1	The Csync Schmitt input is selected The Csync/Hsync terminal operates as an input terminal

Bit 4—Sync Signal Polarity Select (SYNCT): This bit selects the polarity of the Csync/Hsync and VLPF/Vsync input signals. When using the CVin2 input signal, be sure to write 0 to this bit to select the positive polarity.

Bit 4

SYNCT	Description
0	 (Initial value)
1	

Bit 3—Vsync Input Signal Select (VSEL): Controls internal switch SW6 to select the Vsync input signal. Writing 0 to this bit selects the Vsync Schmitt input, and writing 0 selects the Csync Schmitt input.

Bit 3

VSEL	Description
0	Vsync Schmitt input (Initial value)
1	Csync Schmitt input

Bit 2—Digital LPF Control (DLPFON): Specifies the digital LPF function, which masks noise components of the Vsync signal in a weak field. The digital LPF logically ORs the Csync signal (Vsync signal) and the SEPH signal that is separated by the digital H separation counter, then inputs the ORed result to the digital V separation counter. This function prevents Vsync detection delay and Vsync detection miss in a weak field. For the timing, refer to section 27.2.5, Vertical Sync Signal Threshold Register (VVTHR).

Bit 2

DLPFON	Description
0	The digital LPF does not operate (Initial value)
1	The digital LPF operates

Bit 1—Reserved: Cannot be modified and is always read as 0. When 1 is written to this bit, correct operation is not guaranteed.

Bit 0—Reference Clock Frequency Select (FRQSEL): Selects the frequency of the reference clock for the AFC: 576 times or 448 times the horizontal sync signal frequency. To obtain a desired reference clock frequency, connect an external circuit of a value suitable for the desired frequency to the AFCosc and AFCpc terminals, and select the division ratio of the frequency dividing counter with this bit. This AFC reference clock is also used as the dot clock for the OSD; change this frequency to adjust the dot width of the display characters. Note, however, that the data slicer will not operate when 448 times the horizontal sync frequency is selected. For details, refer to section 27.3.6, Automatic Frequency Controller (AFC).

Bit 0

FRQSEL	Description
0	576 times the horizontal sync frequency (Initial value)
1	448 times the horizontal sync frequency

27.2.2 Sync Separation Control Register (SEPCR)

Bit :	7	6	5	4	3	2	1	0
	AFCVIE	AFCVIF	VCKSL	VCMPON	HCKSEL	HHKON	—	FLD
Initial value :	0	0	0	0	0	0	0	0
R/W :	R/W	R/(W)*	R/W	R/W	R/W	R/W	—	R

Note: * Only 0 can be written to clear the flag.

The SEPCR is an 8-bit read/write register for controlling the external Vsync interrupt, enabling or disabling the V complement function, selecting the clock source for the V complement and mask counter, selecting the clock source for the internal Csync generator, and indicating the field detected by the AFC. When reset, the SEPCR is initialized to H'00.

Bit 7—External Vsync Interrupt Enable (AFCVIE): Enables or disables the external Vsync interrupt to be requested when the AFCVIF is set to 1.

Bit 7

AFCVIE	Description
0	The external Vsync interrupt is disabled (Initial value)
1	The external Vsync interrupt is enabled

Bit 6—External Vsync Interrupt Flag (AFCVIF): This flag is set to 1 when the V complement and mask counter detects the external Vsync signal (the AFCV signal). For the Vsync interrupt generated in the OSD, refer to section 29, On Screen Display (OSD).

Bit 6

AFCVIF	Description
0	[Clearing condition] 1 is read, then 0 is written (Initial value)
1	[Setting condition] The V complement and mask counter detects the external Vsync signal (AFCV signal)

Bit 5—V Complement and Mask Counter Clock Source Select (VCKSL): Selects the clock source for the V complement and mask counter: double the frequency of the horizontal sync signal for the AFC (AFCH signal) or that for the H complement and mask counter (OSCH signal). When the text display mode is selected for the OSD and internally generated Hsync signal is selected as the reference Hsync signal for the AFC by setting the HSEL bit (bit 5) of the SEPACR, setting this VCKSL bit to 1 enables the external Vsync signal to be detected irrespectively of the text display mode operation.

Bit 5

VCKSL	Description
0	Double the frequency of the horizontal sync signal (AFCH signal) for the AFC (Initial value)
1	Double the frequency of the horizontal sync signal (OSCH signal) for the H complement and mask counter

Bit 4—V Complement Function Control (VCM PON): Enables or disables the V complement function of the V complement and mask counter. The V complement function prevents the Vsync detection being delayed and missed in a weak field. For the timing, refer to section 27.2.5, Vertical Sync Signal Threshold Register (VVTHR).

Bit 4

VCM PON	Description
0	The V complement function is disabled (Initial value)
1	The V complement function is enabled

Bit 3—Internal Csync Generator Clock Source Select (HCKSEL): Selects the clock source for the internal Csync generator: the 4/2 fsc clock or the AFC reference clock. When the text display mode is selected for the OSD and the external Hsync signal is selected as the reference Hsync signal for the AFC, set this HCKSEL bit to 1 to generate the internal Csync signal from the AFC reference clock. In this case, however, the Hsync and Vsync signals must be dedicated separation inputs, with both signals having equal cycles and pulse widths. When setting the HCKSEL bit to 1, clear the FRQSEL bit and set the AFC circuit reference clock frequency to 576 times the horizontal cycle signal. Note that the OSD module will not operate if the HCKSEL bit and FRQSEL bit are both set to 1.

Bit 3

HCKSEL	Description
0	4/2 fsc clock (Initial value)
1	AFC reference clock

Bit 2—HHK Forcibly Turned On (HHKON): Forcibly operates the half Hsync killer (HHK) function when the H complement and mask counter interpolates complementary pulses three successive times. When the HVTHR is set within the range from 2.35 μ s to 4.7 μ s to remove equalizing pulses by using the digital H separation counter, the HHK function prevents Hsync-Vsync phase-difference errors during the V blanking period. For the timing, refer to section 27.2.4, Horizontal Sync Signal Threshold Register (HVTHR).

Bit 2

HHKON	Description
0	The HHK is not operated when complementary pulses are interpolated three successive times (Initial value)
1	The HHK is forcibly operated when complementary pulses are interpolated three successive times

Bit 1—Reserved: Cannot be modified and is always read as 0. When 1 is written to this bit, correct operation is not guaranteed.

Bit 0—Field Detection Flag (FLD): Indicates the field status determined by the status of the field detection window signal generated by the AFC when the external Vsync signal (AFCV signal) rises. This flag is invalid when the internally generated Hsync signal is selected as the AFC reference Hsync signal. For the timing, refer to section 27.2.6, Field Detection Window Register (FWIDR).

Bit 0

FLD	Description
0	Even field (Initial value)
1	Odd field

27.2.3 Sync Separation AFC Control Register (SEPACR)

Bit :	7	6	5	4	3	2	1	0
	NDETIE	NDETIF	HSEL	—	—	ARST	—	—
Initial value :	0	0	0	1	0	0	0	0
R/W :	R/W	R/(W)*	R/W	—	—	R/W	—	—

Note: * Only 0 can be written to clear the flag.

The SEPACR is an 8-bit read/write register for controlling the AFC. The AFC generates a reference clock of 576 or 448 times the frequency of the horizontal sync signal. From this reference clock, several signals such as the horizontal sync signal (AFCH signal), clock run-in detection window signal, or start bit detection window signal are generated. The reference clock is also used as the dot clock for the OSD. The AFC reference Hsync signal can be switched between the external Hsync signal and the internally generated Hsync signal. In addition, the SEPACR has a function for controlling the noise detection interrupt and enabling or disabling the AFC reset function. When reset, the SEPACR is initialized to H'10.

Bit 7—Noise Detection Interrupt Enable (NDETIE): Enables or disables the noise detection interrupt to be requested when the NDETIF is set to 1.

Bit 7

NDETIE	Description
0	The noise detection interrupt is disabled (Initial value)
1	The noise detection interrupt is enabled

Bit 6—Noise Detection Interrupt Flag (NDETIF): This flag is set to 1 when the noise detection counter value matches the noise detection level register value.

Bit 6

NDETIF	Description
0	[Clearing condition] 1 is read, then 0 is written (Initial value)
1	[Setting condition] The noise detection counter value matches the noise detection level register value

Bit 5—Reference Hsync Signal Select (HSEL): Selects the reference Hsync signal for the AFC: the external Hsync signal or the internally generated Hsync signal. When using the data slicer, select the external Hsync signal. When not using the data slicer but using the text display mode for the OSD, select the internally generated Hsync signal. Before this bit setting is modified, the OSD display should be turned off.

Bit 5

HSEL	Description
0	The external Hsync signal is selected (Initial value)
1	The internally generated Hsync signal is selected

Bit 4—Blank Bit: Cannot be read or modified.

Bit 3—Reserved: Cannot be modified and is always read as 0. When 1 is written to this bit, correct operation is not guaranteed.

Bit 2—AFC Reset Control (ARST): Enables or disables the AFC reset function. When a VCR motor skew occurs or the channel is switched, and if the Hsync signal (AFCH signal) output from the AFC differs in phase from the reference Hsync signal input to the AFC, the AFC is reset to eliminate the phase difference and to lock the AFCH signal phase to that of the reference signal.

Bit 2

ARST	Description
0	The reset function is disabled (Initial value)
1	The reset function is enabled

Bits 1 and 0—Reserved: Cannot be modified and are always read as 0. When 1 is written to these bits, correct operation is not guaranteed.

27.2.4 Horizontal Sync Signal Threshold Register (HVTHR)

Bit :	7	6	5	4	3	2	1	0
	—	—	—	HVTH4	HVTH3	HVTH2	HVTH1	HVTH0
Initial value :	1	1	1	0	0	0	0	0
R/W :	—	—	—	W	W	W	W	W

The HVTHR is a 5-bit write-only register for specifying the threshold value for the digital H separation counter; this value is used to generate the SEPH signal from the Csync signal. The SEPH signal is set to 1 when the digital H separation counter value matches the HVTHR value while the Csync is high, and is reset to 0 when the digital H separation counter value becomes 00 while the Csync is low. When reset, the HVTHR is initialized to H'E0.

Figures 27.3 and 27.4 show the HVTHR value and the SEPH signal generation timing.




**Figure 27.3 HVTHR Value and SEPH Generation Timing
When Equalizing Pulses Are Detected**




**Figure 27.4 HVTH Value and SEPH Generation Timing
When Equalizing Pulses Are Not Detected**

The following shows examples of HVTHR settings.

Condition: $(HVTHR - 1) \times (2/OSC) > 1.6 \mu s$ or $3.2 \mu s$
 System clock OSC = 10 MHz
 $2/OSC = 5 \text{ MHz} = 0.2 \mu s$

Example 1: To detect equalizing pulses

Hsync detection threshold value: $1.6 \mu s$

$1.6 \mu s / 0.2 \mu s = 8$

HVTHR value = H'8 (8)

Example 2: To not detect equalizing pulses

Hsync detection threshold value: $3.2 \mu s$

$3.2 \mu s / 0.2 \mu s = 16$

HVTHR value = H'10 (16)

In general, to detect Hsync pulses continuously, set the HVTHR value so that 2.35-μs equalizing pulses can be detected. However, if an equalizing pulse at an Hsync pulse position is lost in a weak field, a Hsync-Vsync phase-difference error will occur, and the field will not be detected correctly. In such a weak field, this error can be prevented by eliminating 2.35-μs equalizing pulses. Figure 27.5 shows the timing when a phase-difference error occurs.




**Figure 27.5 Timing of Hsync-Vsync Phase-Difference Error
When Equalizing Pulse Lost at Hsync Pulse Position**

Note: When 2.35- μ s equalizing pulses are eliminated, the complement function operates for the eliminated period. Accordingly, the rising edge of the Vsync signal for the even field is detected as an Hsync pulse. Therefore, to not generate an Hsync pulse at this position, set the HHKON bit (bit 2) of the SEPCR to 1 so that the HHK function is forcibly operated when complementary pulses are inserted three successive times. Figures 27.6 and 27.7 show this timing.




**Figure 27.6 Timing of Hsync-Vsync Phase-Difference Error
When Equalizing Pulse Not Detected**




Figure 27.7 Timing of HHK Operation

When Complementary Pulses Inserted Three Successive Times While HHKON = 1

27.2.5 Vertical Sync Signal Threshold Register (VVTHR)

Bit :	7	6	5	4	3	2	1	0
	VVTH7	VVTH6	VVTH5	VVTH4	VVTH3	VVTH2	VVTH1	VVTH0
Initial value :	0	0	0	0	0	0	0	0
R/W :	W	W	W	W	W	W	W	W

The VVTHR is an 8-bit write-only register for specifying the threshold value for the digital V separation counter; this value is used to generate the SEPV signal from the Csync signal. The SEPV signal is set to 1 when the digital V separation counter value matches the VVTHR value while the Csync is high, and reset to 0 when the digital V separation counter value becomes 00 while the Csync is low. Set the VVTHR value so that the SEPV signal goes high 1/2H or more after the Vsync start point. When reset, the VVTHR is initialized to H'E0.

Figure 27.8 shows the VVTHR value and the SEPV signal generation timing.




Figure 27.8 VVTHR Value and SEPV Generation Timing

The following shows an example of VVTHR settings.

Condition: $(VVTHR - 1) \times (2/OSC) > (Hsync\ period / 2 - 4.7\ \mu s) \times 1.5 = 41\ \mu s$
System clock OSC = 10 MHz
 $2/OSC = 5\ MHz = 0.2\ \mu s$

Example 1: To detect 41- μs pulses

Vsync detection threshold value: 41 μs

$41\ \mu s / 0.2\ \mu s = 205$

HVTHR value = H'CE (206)

The noise component of the Csync signal in a weak field is usually large, and will cause the Vsync detection delay or miss. In such a case, set the DLPFON (bit 2) of the SEPIMR to 1; the SEPH signal detected by the digital H separation counter is logically ORed with the Csync signal (Vsync), then the result is input to the digital V separation counter. This will prevent the Vsync detection delay or miss in a weak field. Figure 27.9 shows this timing.




**Figure 27.9 VVTHR Value and SEPV Generation Timing
When Digital LPF Is Enabled**

Alternatively, set the VCM PON (bit 4) of the SEPCR to 1 when the Vsync detection delay or miss may occur in a weak field; the external Vsync detection signal (AFCV signal) will be generated by the V complement and mask counter. Figure 27.10 shows this timing.




Figure 27.10 AFCV Generation Timing When V Complement Function Is Enabled (for NTSC)

27.2.6 Field Detection Window Register (FWIDR)

Bit :	7	6	5	4	3	2	1	0
	—	—	—	—	FWID3	FWID2	FWID1	FWID0
Initial value :	1	1	1	1	0	0	0	0
R/W :	—	—	—	—	W	W	W	W

The FWIDR is a 4-bit write-only register for specifying the field detection window timing in units of $16 \times fh$ (fh : horizontal sync signal frequency). The field detection window signal is reset to 0 when the AFC dividing counter value matches the FWIDR value, and the signal is again set to 1 when 1/2 the Hsync signal period has passed. At a rising edge of the AFCV signal while the field detection window signal is 1, the field is determined as an odd one, and the field detection flag (FLD) is set to 1. At a rising edge of the AFCV signal while the field detection window signal is 0, the field is determined as an even one, and the FLD is cleared to 0. The value set to the FWIDR depends on the setting of the V complement function control (VCM PON) bit (bit 4) of the SEPCR. When the VCM PON is cleared to 0, that is, when the V complement function is not operating, the FWIDR must be set so that the rising edge of the SEPV signal, which is generated when the V separation counter value reaches the specified threshold value, comes to the center of the field detection window period. When the VCM PON is set to 1, that is, when the V complement function is operating, the FWIDR must be set so that the dividing counter overflow timing comes to the center of the field detection window period. When reset, the FWIDR is initialized to H'F0.

(1) Bit 0 of SEPACR Register

Bit 0—Field Detection Flag (FLD): Indicates the field determined by the status of the field detection window signal generated by the AFC when the external Vsync signal (AFCV signal) rises. This flag is invalid when the internally generated Hsync signal is selected as the AFC reference Hsync signal. For the timing, refer to section 27.2.6, Field Detection Window Register (FWIDR).

Bit 0

LD	Description	
0	Even field	(Initial value)
1	Odd field	




Figure 27.11 Field Detection Timing

27.2.7 H Complement and Mask Timing Register (HCMMR)

Bit :	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	HC8	HC7	HC6	HC5	HC4	HC3	HC2	HC1	HC0	HM6	HM5	HM4	HM3	HM2	HM1	HM0
Initial value :	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W :	W	W	W	W	W	W	W	W	W	W	W	W	W	W	W	W

The HCMMR is a 16-bit write-only register for specifying the timing (Th: Hsync frequency) for generating a complementary pulse when a pulse in the Hsync signal is lost, and the timing (Tm and Tm2) for clearing the HHK (masking period).

The HC8 to HC0 bits specify the timing for generating a complementary pulse; if no Hsync pulse is input within this specified time, a complementary pulse is generated from the H complement and mask counter. When a supplementary pulse is generated, the HHK function, provided for resetting the H supplement mask counter, remains cleared, and the H supplement mask counter is synchronized with the Hsync signal at the next Hsync pulse input. The HHK2 operation for generating the Hsync signal (OSCH) for the AFC circuit is performed when a supplementary pulse is generated.

The HM6 to HM0 bits specify the timing for clearing the HHK function. Set the HHK clearing timing to about 85% of the Hsync period starting from the SEPH rising edge to eliminate equalizing pulses and copy-guard signals.

Figure 27.12 shows the complement and mask timing. The HHK signal is set to 1 about 5 μ s after the SEPH rising edge, and the HHK2 signal is set to 1 immediately after the H complement and mask counter is reset. The HHK signal is also used for the noise detection window. For details on the noise detection, refer to section 27.2.8, Noise Detection Counter (NDETC).

When reset, the HCMMR is initialized to H'0000.




Figure 27.12 Complement and Mask Timing of the H Complement and Mask Counter

Bits 15 to 7—H Complementary Pulse Setting (HC8 to HC0): Specify the timing for generating a complementary pulse when an Hsync pulse is lost. If no Hsync pulse is input within the specified time, a complementary pulse is generated from the H complement and mask counter and interpolated to the OSCH signal.

The following shows examples of HC8 to HC0 settings.

Condition: $(HC + 1) \times (2/OSC) > 63.5\ \mu s$ (PAL: $64\ \mu s$)
 System clock OSC = 10 MHz
 2/OSC: 5 MHz (0.2 μs)

Example 1: To set the timing for NTSC
 NTSC: 63.5 μs
 $63.5\ \mu s / 0.2\ \mu s = 317.5$
 HC8 to HC0 value = H'13E (318)

Example 2: To set the timing for PAL
 PAL: 64 μs
 $64\ \mu s / 0.2\ \mu s = 320$
 HC8 to HC0 value = H'141 (321)

Bits 6 to 0—HHK Period Setting (HM6 to HM0): Specify the timing for clearing the HHK (masking period) for the Hsync signal. The H complement and mask counter starts counting at a rising edge of the SEPH signal; the HHK period specified by these bits starts at this timing. This value is also used as the timing for resetting the noise detection window signal. Note that the setting precision is the upper six bits of the H complement and mask counter: the lower two bits of the counter are ignored.

The following shows an example of HM6 to HM0 settings.

Condition: $(HM + 1) \times (8/OSC) > 54 \mu s$ (about 85% of the Hsync period)
System clock OSC = 10 MHz
8/OSC: 1.25 MHz (0.8 μs)

Example:	To set the timing to 54 μs
	$54 \mu s / 0.8 \mu s = 67.5$
	HM6 to HM0 value = H'44 (67)

27.2.8 Noise Detection Counter (NDETC)

Bit :	7	6	5	4	3	2	1	0
	NC7	NC6	NC5	NC4	NC3	NC2	NC1	NC0
Initial value :	0	0	0	0	0	0	0	0
R/W :	R	R	R	R	R	R	R	R

The NDETC is a 10-bit read-only counter of which the upper eight bits can be read. This counter counts the number of Hsync cycles in which an Hsync pulse (noise H) is input while the noise detection window signal is 1, and counts the number of Hsync cycles in which no Hsync pulse is input while the noise detection window signal is 0. When this counter value matches the noise detection level, the noise detection interrupt request flag is set. The counter is reset at every other vertical sync signal (AFCV signal) input; that is, the noise status for one field can be monitored.

The NDETC value can be read by the CPU; the noise status can be monitored by the read value.

When reset, the NDETC is initialized to H'00. The NDETC is assigned to the same address as the NDETR. Figure 27.13 shows the timing for noise detection.

27.2.9 Noise Detection Level Register (NDETR)

Bit :	7	6	5	4	3	2	1	0
	NR7	NR6	NR5	NR4	NR3	NR2	NR1	NR0
Initial value :	0	0	0	0	0	0	0	0
R/W :	W	W	W	W	W	W	W	W

The NDETR is an 8-bit write-only register for specifying the noise detection level. The set value must be 1/4 of the actual noise detection level. The noise detection window signal is set to 1 at a falling edge of the OSCH signal, and reset to 0 after the time specified by the HHK period setting bits has passed. The OSCH signal falls about 5 μ s after a rising edge of the SEPH signal.

When the noise detection counter value matches the specified noise detection level, the noise detection interrupt request flag is set to 1. When reset, the NDETR is initialized to H'00. The NDETR is assigned to the same address as the NDETC.

Figure 27.13 shows the timing for noise detection.




Figure 27.13 Noise Detection Window Setting and Noise Counting Timing

27.2.10 Data Slicer Detection Window Register (DDETWDR)

Bit :	7	6	5	4	3	2	1	0
	SRWDE1	SRWDE0	SRWDS1	SRWDS0	CRWDE1	CRWDE0	CRWDS1	CRWDS0
Initial value :	0	0	0	0	0	0	0	0
R/W :	W	W	W	W	W	W	W	W

The DDETWDR is an 8-bit write-only register for specifying the timing of the clock run-in detection window signal and start bit detection window signal supplied to the data slicer. Figure 27.14 shows the timing of the signals. When reset, the DDETWDR is initialized to H'00.

These detection window signals can be monitored through terminals. For details, refer to section 29.7.3, Digital Output Specification Register.




Figure 27.14 Timing for Generating Clock Run-in Detection Window Signal and Start Bit Detection Window Signal

Bits 7 and 6—Start Bit Detection Window Signal Falling Timing Setting

(SRWDE1 and SRWDE0): Specifies the falling timing (end timing) of the start bit detection window signal.

Bit 1	Bit 0	Description
SRWDE1	SRWDE0	
0	0	The detection ends about 29.5 μ s after the slicer start point (Initial value)
	1	The detection ends about 29.0 μ s after the slicer start point
1	0	The detection ends about 30.0 μ s after the slicer start point
	1	This setting must not be used

Bits 5 and 4—Start Bit Detection Window Signal Rising Timing Setting

(SRWDS1 and SRWDS0): Specifies the rising timing (start timing) of the start bit detection window signal.

Bit 1	Bit 0	Description
SRWDS1	SRWDS0	
0	0	The detection starts about 23.5 μ s after the slicer start point (Initial value)
	1	The detection starts about 23.0 μ s after the slicer start point
1	0	The detection starts about 24.0 μ s after the slicer start point
	1	This setting must not be used

Bits 3 and 2—Clock Run-in Detection Window Signal Falling Timing Setting

(CRWDE1 and CRWDE0): Specifies the falling timing (end timing) of the clock run-in detection window signal.

Bit 1	Bit 0	Description
CRWDE1	CRWDE0	
0	0	The detection ends about 23.5 μ s after the slicer start point (Initial value)
	1	The detection ends about 23.0 μ s after the slicer start point
1	0	The detection ends about 24.0 μ s after the slicer start point
	1	This setting must not be used

Bits 1 and 0—Clock Run-in Detection Window Signal Rising Timing Setting (CRWDS1 and CRWDS0): Specifies the rising timing (start timing) of the clock run-in detection window signal.

Bit 1	Bit 0	Description
CRWDS1	CRWDS0	
0	0	The detection starts about 10.5 μ s after the slicer start point (Initial value)
	1	The detection starts about 10.0 μ s after the slicer start point
1	0	The detection starts about 11.0 μ s after the slicer start point
	1	This setting must not be used

27.2.11 Internal Sync Frequency Register (INFRQR)

Bit :	7	6	5	4	3	2	1	0
	VFS2	VFS1	HFS	—	—	—	—	—
Initial value :	0	0	0	1	0	0	0	0
R/W :	W	W	W	—	—	—	—	—

The INFRQR is an 8-bit write-only register for modifying the internally generated Hsync and Vsync frequency to reduce the color-bleeding or jitter of OSD in PAL, MPAL, or NPAL mode or when the non-interlaced text display mode is selected in the OSD. When reset, the INFRQR is initialized to H'10.

Bits 7 and 6—Vsync Frequency Selection (VFS2 and VFS1): Select the Vsync frequency. Here, fh indicates the Hsync frequency in each TV format.

Bit 7	Bit 6	Description		
VFS2	VFS1	PAL	MPAL	NPAL
0	0	fh/313 (Initial value)	fh/263 (Initial value)	fh/313 (Initial value)
	1	fh/314	fh/266	fh/314
1	0	fh/310	fh/262	fh/310
	1	fh/312	fh/264	fh/312

Bit 5—Hsync Frequency Selection (HFS): Selects the Hsync frequency. Here, fsc indicates the color subcarrier signal frequency in each TV format. Note that this setting is ignored when the HCKSEL bit (bit 3) of the SEPCR is set to 1 to select the AFC clock as the internal Csync generator clock source and when the FSCIN bit (bit 12) of the DFORM in the OSD is set to 1 to select the 2fsc clock.

Bit 5	Description		
HFS	PAL	MPAL	NPAL
0	fsc/283.75 (Initial value)	fsc/227.25 (Initial value)	fsc/229.25 (Initial value)
1	fsc/283.5	fsc/227.5	fsc/229.5

Bit 4—Blank Bit: Cannot be read or modified.

Bits 3 to 0—Reserved: Cannot be modified and are always read as 0. When 1 is written to these bits, correct operation is not guaranteed.

27.3 Operation

27.3.1 Selecting Source Signals for Sync Separation

The source for sync separation can be selected from three signals (five methods):

1. Composite video signal input from the CVin2 terminal (two methods)
2. Csync signal input from the Csync/Hsync terminal (two methods)
3. Vsync and Hsync signals that are input from the VLPF/Vsync and Csync/Hsync terminals, respectively (one method)

For the composite video signal and the Csync signal, two methods are available for processing the Vsync component.

(1) Inputting the Composite Video Signal as the Source

When the composite video signal is selected as the source, the Vsync component can be processed in two methods: using the Vsync Schmitt circuit or using the Csync Schmitt circuit.

(a) Using the Vsync Schmitt Circuit

The composite video signal input to the CVin2 terminal is selected as the source, and the Csync separation comparator separates the composite sync signal from the source signal. Of the composite sync signal, the Hsync component is input to the digital H separation counter, and the Vsync component is output from the Csync/Hsync terminal, goes through the external LPF circuit, then is input again through the Vsync/VLPF terminal and the Vsync Schmitt circuit to the digital V separation counter. The initial value of the SEPIMR specifies this method. Figure 27.15 shows this method.




Figure 27.15 Sync Source Selection When Using the CVin2 Signal and the Vsync Schmitt Circuit

Source Signal	Vsync Detection	External SW1	External SW2	External SW3	External SW4	CCMPSL (Internal SW5)	VSEL (Internal SW6)	Csync/ Hsync Terminal I/O
CVin2 input	Vsync Schmitt	Off	On	a	a	0	0	Output

(b) Using the Csync Schmitt Circuit

The Hsync component is processed in the same way as described in (a), but the Vsync component is processed differently; the Csync/Hsync terminal is left open and the separated Vsync component is input through the Csync Schmitt circuit to the digital V separation counter. Figure 27.16 shows this method.




Figure 27.16 Sync Source Selection When Using the CVin2 Signal and the Csync Schmitt Circuit

Source Signal	Vsync Detection	External SW1	External SW2	External SW3	External SW4	CCMPSSL (Internal SW5)	VSEL (Internal SW6)	Csync/Hsync Terminal I/O
CVin2 input	Csync Schmitt	Off	Off	Open	Fixed to 0 or 1	0	1	Output

(2) Inputting the Csync Signal as the Source

When the Csync signal is selected as the source, the Vsync component can be processed in two methods: using the Vsync Schmitt circuit or using the Csync Schmitt circuit.

(a) Using the Vsync Schmitt Circuit

The Csync signal having the polarity selected by the SYNCT bit (bit 4) of the SEPIMR is input to the Csync/Hsync terminal. The Hsync component is input through the Csync Schmitt circuit to the digital H separation counter; the Vsync component goes through the external LPF circuit, then is input through the Vsync/VLPF terminal and the Vsync Schmitt circuit to the digital V separation counter. Figure 27.17 shows this method.




Figure 27.17 Sync Source Selection When Using the Csync Signal and the Vsync Schmitt Circuit

Source Signal	Vsync Detection	External SW1	External SW2	External SW3	External SW4	CCMPSL (Internal SW5)	VSEL (Internal SW6)	Csync/Hsync Terminal I/O
Csync input	Vsync Schmitt	On	On	a	a	1	0	Input

(b) Using the Csync Schmitt Circuit

The Hsync component is processed in the same way as described in (a), but the Vsync component is processed differently; the Vsync component is input through the Csync Schmitt circuit to the digital V separation counter. Figure 27.18 shows this method.




Figure 27.18 Sync Source Selection When Using the Csync Signal and the Csync Schmitt Circuit

Source Signal	Vsync Detection	External SW1	External SW2	External SW3	External SW4	CCMPSL (Internal SW5)	VSEL (Internal SW6)	Csync/ Hsync Terminal I/O
Csync input	Csync Schmitt	On	Off	a	Fixed to 0 or 1	1	1	Input

(3) Inputting the Hsync and Vsync Signals Separately as Sources

The Hsync signal having the polarity selected by the SYNCT bit (bit 4) of the SEPIMR is input to the Csync/Hsync terminal, and is input through the Csync Schmitt circuit to the digital H separation counter; the Vsync signal having the polarity selected by the SYNCT bit is input to the Vsync/VLPF terminal, and is sent through the Vsync Schmitt circuit to the digital V separation counter. Figure 27.19 shows this method.




Figure 27.19 Sync Source Selection When Using the Hsync and Vsync Signals Separately

Source Signal	Vsync Detection	External SW1	External SW2	External SW3	External SW4	CCMPV0, 1 (Internal SW5)	VSEL (Internal SW6)	Csync/Hsync Terminal I/O
Hsync and Vsync input	Vsync Schmitt	Off	Off	b	b	1	0	Input

27.3.2 Vsync Separation

The Hsync separator separates the Vsync signal from the Csync signal by using the digital V separation counter, which is an 8-bit up-/down-counter, and the VVTHR register, which holds the threshold value. The digital V separation counter increments the count when the Csync signal is high, and decrements the count when the Csync is low. When the count reaches the VVTHR value while the count is incremented, the SEPV signal is set to 1 and the counter stops until the Csync signal goes low. When the Csync signal goes low, the counter starts to decrement the count. When the count reaches H'00, the SEPV signal is reset to 0 and the counter stops until the Csync signal goes high. Set the VVTHR value so that the SEPV signal goes high 1/2 or more after the Vsync start position to correctly separate the Vsync signal against the signal disturbance in a weak field or the motor skew during video tape playback.

The obtained SEPV signal is sent to the V complement and mask counter. The V complement and mask counter is reset to 0 when the SEPV signal is input, and increments the count at twice the frequency ($2 \times f_h$) of the horizontal sync signal for the Vsync signal (SEPV signal) cycle period. This counter masks the reset signal (SEPV) for about 85% (NTSC) or 72% (PAL) of the period from a reset to the next reset; even if a SEPV signal generated by noise is input to the counter during this period, the counter is not reset. If no SEPV signal is input after the mask period ends, the mask is left cleared; the next SEPV signal input resets the counter, and the counter is synchronized with the SEPV signal. When the counter is reset by the SEPV signal, the external Vsync detection signal (AFCV) is generated and the external Vsync interrupt flag is set to 1.

The Vsync separation function includes the digital LPF function and the Vsync complement function, which reduce the chance of the Vsync detection being delayed or missed due to the Vsync disturbance in a weak field.

(1) Digital LPF Function

This function logically ORs the Csync (Vsync) signal and the SEPH signal separated by the digital H counter to mask the noise component due to loss of a Vsync pulse. The digital V separation counter increment the count when the resultant signal is input. Loss of a Vsync pulse in a weak field causes SEPV signal detection to be delayed or missed, which will result in incorrect detection of fields or lines. To enable this function, set the DLPFON bit (bit 2) of the SEPIMR to 1. For the timing, refer to figure 27.9.

(2) Vsync Complement Function

This function makes the V complement and mask counter increment the count at a clock having twice the frequency ($2 \times f_h$) of the horizontal sync signal (AFCH), and generates the AFCV signal (Vsync signal) from the count if a Vsync pulse is lost.

The count value is decoded in different ways depending on the TV format. The source of the clock for the V complement and mask counter can be switched between the AFC or the H complement and mask counter. This function can reduce the chance of the SEPV signal detection being delayed and missed in a weak field. To enable this function, set the VCM PON bit (bit 4) of the SEPCR to 1. For the timing, refer to figure 27.10.

27.3.3 Hsync Separation

The Hsync separator separates the Hsync signal from the Csync signal by using the digital H separation counter, which is a 5-bit up-/down-counter, and the HVTHR register, which holds the threshold value. The digital H separation counter increments the count when the Csync signal is high, and decrements the count when the Csync is low. When the count reaches the HVTHR value while the count is incremented, the SEPH signal is set to 1 and the counter stops until the Csync signal goes low. When the Csync signal goes low, the counter starts to decrement the count. When the count reaches H'00, the SEPH signal is reset to 0 and the counter stops until the Csync signal goes high. Set the HVTHR value so that 2.35- μ s equalizing pulses can be detected; that is, that the Hsync pulses can be continuously detected.

The obtained SEPH signal is sent to the H complement and mask counter. The H complement and mask counter is reset to 0 when the SEPH signal is input, and increments the count at a frequency of $\phi/2$ for the SEPH signal cycle period to generate the OSCH signal, HHK signal, and noise detection window signal. The HHK period is specified by the HM6 to HM0 bits of the HCMMR. Even if a SEPH signal is input to the counter during this HHK period, the SEPH signal is masked and the counter is not reset; noise pulses and equalizing pulses during the V blanking period are eliminated by this function.

The H complement and mask counter has the complement function. If no SEPH signal is input during the period specified by the HC8 to HC0 bits of the HCMMR, the complement function generates a complementary pulse and inserts the pulse into the OSCH signal. In this case, the counter is reset by the complementary pulse, but no HHK signal is generated; the next SEPH signal input resets the counter, and the counter is synchronized with the SEPH signal. For the timing, refer to figure 27.12.

Note: In a weak field, equalizing pulses are not detected in some cases because the pulses have a short duration of 2.35 μ s. If equalizing pulses, which are input at the same timing as the Hsync pulses, are not detected, a phase-difference error between the Hsync and Vsync occurs at a rising edge of the Vsync signal. Such an error will cause incorrect field detection in the sync separator and incorrect line detection by the OSD or data slicer. In such a weak field, adjust the HVTHR value so that equalizing pulses are not detected. Note that while equalizing pulses are not detected, complementary pulses are inserted repeatedly and an Hsync-Vsync phase-difference error occurs at a rising edge of the Vsync signal, even in a field that is not weak. To avoid this, set the HHKON bit (bit 2) of the SEPCR to 1 to operate the HHK function when complementary pulses are generated three successive times. For the timing, refer to figure 27.6.

27.3.4 Field Detection

The sync separator detects whether the current field is an even field or an odd field from the 1/2H phase difference between the Hsync and Vsync by using the AFCV signal generated by the V complement and mask counter and the field detection window signal generated by the AFC. The timing of the field detection window signal can be adjusted by the FWIDR setting so that it is suitable for comparison with the AFCV signal. When a rising edge of the AFCV signal is detected while the field detection window signal is high, the current field is determined as an odd field; when a rising edge of the AFCV signal is detected while the field detection window signal is low, the current field is determined as an even field. The field detection status can be monitored from the CPU by reading the FLD bit (bit 0) of the SEPACR. This function will not operate when the internally generated Hsync signal is selected as the reference Hsync signal for the AFC, because the AFC is not synchronized with the external Hsync signal in this case. For the timing, refer to figure 27.11.

27.3.5 Noise Detection

The noise detection function is necessary for tuned status detection. The sync separator detects noise by using the Csync signal and the noise detection window signal generated by the H complement and mask counter. The noise detection window signal is set to 1 at a falling edge of the OSCH signal generated by the H complement and mask counter, and reset to 0 at the HHK clearing timing specified by bits 6 to 0 of the HCMMR. Noise is detected by comparing the noise counter value with the noise detection level register value. The noise counter counts the number of Hsync cycles in which an Hsync signal is input (noise H) while the noise detection window signal is high and the number of Hsync cycles in which no Hsync signal is input while the noise detection window signal is low. When the counted value reaches the noise detection level, the noise detection interrupt request flag is set. The noise counter can be read from the CPU, and the noise detection status can be monitored. The noise detection counter is reset every other Vsync signal input. Accordingly, the noise input during one field can be detected. When the internally generated Hsync signal is selected as the reference Hsync signal for the AFC and the text display mode is used in the OSD, the noise counter reset operation can be enabled by setting the VCKSL bit (bit 5) of the SEPCR to 1. For the timing, refer to figure 27.13.

27.3.6 Automatic Frequency Controller (AFC)

The AFC averages the Hsync signal fluctuation of the video signal. Figure 27.20 shows the AFC configuration. The AFC generates a reference clock having 576 or 448 times the frequency ($576 \times fh$ or $448 \times fh$) of the Hsync signal. From this clock, several clocks are generated, such as the horizontal sync signal (AFCH signal), clock run-in detection window signal, start bit detection window signal, V complement and mask counter clock when the V complement function is selected, and the field detection window signal. The reference clock is also used as the dot clock for the OSD; modifying the reference clock frequency can change the dot width of the character display. To change the frequency, connect a circuit having a value suitable for the desired frequency to the AFCosc and AFCpc terminals, and select the division ratio for the frequency-dividing counter through the setting of the FRQSEL bit in SEPIMR. Note that the data slicer will not operate when $448 \times fh$ is selected as the reference clock.




Figure 27.20 AFC Configuration

(1) AFC Oscillator

The AFCosc terminal, which is the oscillation signal terminal of the voltage controlled oscillator (VCO), oscillates at 576 times the frequency ($576 \times fh$) of the Hsync signal when the Hsync signal is input at a certain phase and frequency. The difference in phase or frequency is detected between the reference Hsync signal and the Hsync signal (AFCH signal) obtained by dividing the $576 \times fh$ signal, the error signal is converted to a voltage by a low pass filter through the AFC error output circuit, and the voltage is used to control the VCO.

The VCO control voltage (the AFCLPF terminal voltage) is within a range from about 1.0 V to 4.0 V. The oscillating capacitance should be set so that the AFCosc oscillating frequency becomes $576 \times fh$ at the center (about 2.5 V) of the control voltage range. To set the oscillating frequency to $448 \times fh$, change the values of the external circuits connected to the AFCpc and AFCosc terminals and modify the FRQSEL bit in SEPIMR.

(2) AFCLPF

The AFC error output circuit detects the difference in phase or frequency between the reference Hsync signal and the Hsync signal (AFCH signal) obtained by dividing the $576 \times fh$ or $448 \times fh$ signal, and generates a pulse corresponding to the error. Connect a low pass filter (LPF) to the AFCLPF terminal to average these error pulses. If the cut-off frequency is too low, the oscillation stabilizing time (the pull-in time) needed to reach $576 \times fh$ or $448 \times fh$ becomes long when a large error is detected or after the power is turned on; a high cut-off frequency will cause jitter or an unstable display.

Connect a suitable LPF by referring to the external circuit examples shown in figures 27.21 and 27.22. When the Hsync signal includes a large disturbance, for example during special playback operation, the AFC circuit may operate incorrectly.

(3) Reference Hsync Signal for AFC

The AFC reference clock is also used as the dot clock for the OSD. Accordingly, select the reference Hsync signal depending on whether the OSD operates in the super-imposed mode or text display mode. Refer to table 27.4, Reference Hsync Signal for AFC.

Table 27.4 Reference Hsync Signal for AFC

AFC Reference Hsync Signal	Data Slicer Operation	OSD Operation	Field Detection	V Complement and Mask Counter	HCKSEL	HSEL	VCKSL
External Hsync signal	Operates/ Stops	Super-imposed mode	Operates	Twice the frequency of the AFCH	0	0	0
Internally generated Hsync signal	Stops	Text display mode	Stops	Twice the frequency of the OSCH	0	1	1
External Hsync signal*	Operates	Text display mode	Operates	Twice the frequency of the AFCH	1	0	0

Note: * In this case, the Hsync and Vsync signals must be dedicated separation inputs, with both signals having equal cycles and pulse widths. The FRQSEL bit in the SEPIMR register must be cleared to 0.

(4) External Circuit Examples

Figures 27.21 and 27.22 show external circuit examples of the AFC.






Figure 27.21 Circuit Example for a 576 x fh Reference Clock



Note: Reference values are shown.

Figure 27.22 Circuit Example for a 448 x fh Reference Clock

27.3.7 Module Stop Control Register (MSTPCR)



The MSTPCR is a 16-bit read/write register for controlling the module stop mode. Writing 0 to the MSTP9 bit starts the sync separator; setting the MSTP9 bit to 1 stops the sync separator at the end of a bus cycle and the module stop mode is entered.

The AFC oscillator operates in reset, active, and sleep modes. Accordingly, after the reset state is cleared, the AFC oscillator operates but the AFC error output circuit (comparator) does not operate. Clear the module stop mode of the sync separator and set the sync separator registers to the desired values. The AFC error output circuit (comparator) will stop in standby, sleep, watch, subactive, subsleep, and module stop modes. When these modes are cleared, wait for the oscillation to stabilize, that is, for the AFC frequency to reach $576 \times fh$ or $448 \times fh$.

The registers cannot be read or written to in module stop mode. For details, refer to section 4.5, Module Stop Mode.

Bit 9—Module Stop (MSTP9): Specifies the module stop mode of the sync separator.

Bit 9

MSTP9	Description
0	Clears the module stop mode of the sync separator
1	Specifies the module stop mode of the sync separator (Initial value)

28.1 Overview

The data slicer extracts signals for closed caption signal in the U.S. This function can be used to extract caption data superimposed on the vertical blanking interval of TV video signals.

A high-performance internal sync separator enables reliable caption data extraction.

The data slicer will not operate when 448 times the horizontal sync frequency is selected for the AFC reference clock frequency. For details, refer to section 27.3.6, Automatic Frequency Controller (AFC).

28.1.1 Features

- Slice lines: 4 lines
- Slice levels: 7 levels
- Sampling clock: Generated by AFC
- Slice interrupt: A slice completion interrupt is generated at the end of all slices in a field
- Error detection: Clock run-in, start bit, and data end

28.1.2 Block Diagram

Figure 28.1 shows the block diagram of the data slicer.




Figure 28.1 Data Slicer Block Diagram

28.1.3 Pin Configuration

Table 28.1 shows the pin configuration for the data slicer.

Table 28.1 Data Slicer Pin Configuration

Block	Name	Abbrev.	I/O	Function
Sync separator	Sync signal input/output	Csync/Hsync	Input/output	Composite sync signal input/output or horizontal sync signal input
		VLPF/Vsync	Input	Pin for connecting external LPF for vertical sync signal or input pin for vertical sync signal
	AFC oscillation	AFCosc	Input/output	AFC oscillation signal
		AFCpc	Input/output	AFC by-pass capacitor connecting pin
	LPF for AFC	AFCLPF	Input/output	External LPF connecting pin for AFC
	fsc oscillation	4fsc/2fscin	Input	4fsc or 2fsc input
		4fsc/2fscout	Output	4fsc or 2fsc output
Data slicer	Composite video signal	Cvin2	Input	Composite video signal input (2 Vpp, with a sync tip clamp circuit)

28.1.4 Register Configuration

Table 28.2 shows the data slicer registers.

Table 28.2 Register Configuration

Name	Abbrev.	R/W	Size	Initial Value	Address* ³
Slice even-field mode register	SEVFD	R/(W)* ¹	Word/byte	H'2000	H'D220
Slice odd-field mode register	SODFD	R/(W)* ¹	Word/byte	H'2000	H'D222
Slice line setting register 1	SLINE1	R/W	Word/byte	H'20	H'D224
Slice line setting register 2	SLINE2	R/W	Word/byte	H'20	H'D225
Slice line setting register 3	SLINE3	R/W	Word/byte	H'20	H'D226
Slice line setting register 4	SLINE4	R/W	Word/byte	H'20	H'D227
Slice detection register 1	SDTCT1	R/(W)* ²	Word/byte	H'10	H'D228
Slice detection register 2	SDTCT2	R/(W)* ²	Word/byte	H'10	H'D229
Slice detection register 3	SDTCT3	R/(W)* ²	Word/byte	H'10	H'D22A
Slice detection register 4	SDTCT4	R/(W)* ²	Word/byte	H'10	H'D22B
Slice data register 1	SDATA1	R	Word/byte	Undefined	H'D22C
Slice data register 2	SDATA2	R	Word/byte	Undefined	H'D22E
Slice data register 3	SDATA3	R	Word/byte	Undefined	H'D230
Slice data register 4	SDATA4	R	Word/byte	Undefined	H'D232

Notes: 1. Only 0 can be written to clear the flag (bit 14).

2. Bits 7 to 0 are cleared when 1 is written to bit 7 of the corresponding slice line setting register.

3. Lower 16 bits of the address.

28.1.5 Data Slicer Use Conditions

Table 28.3 indicates the conditions of use of the data slicer.

Table 28.3 Data Slicer Use Conditions

Sync Signal Input for Sync Separation	Data Slicer
Sync separation signal input from CVin2	Usable
Sync separation signal input from Csync	Usable
Hsync or Vsync separation signals	Usable

28.2 Register Description

28.2.1 Slice Even- (Odd-) Field Mode Register (SEVFD, SODFD)

(1) Slice even-field mode register

Bit:	15	14	13	12	11	10	9	8
	EVNIE	EVNIF	—	STBE4	STBE3	STBE2	STBE1	STBE0
Initial value:	0	0	1	0	0	0	0	0
R/W:	R/W	R/(W)*	—	R/W	R/W	R/W	R/W	R/W

Bit:	7	6	5	4	3	2	1	0
	SLVLE2	SLVLE1	SLVLE0	DLYE4	DLYE3	DLYE2	DLYE1	DLYE0
Initial value:	0	0	0	0	0	0	0	0
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

(2) Slice odd-field mode register

Bit:	15	14	13	12	11	10	9	8
	ODDIE	ODDIF	—	STBO4	STBO3	STBO2	STBO1	STBO0
Initial value:	0	0	1	0	0	0	0	0
R/W:	R/W	R/(W)*	—	R/W	R/W	R/W	R/W	R/W

Bit:	7	6	5	4	3	2	1	0
	SLVLO2	SLVLO1	SLVLO0	DLYO4	DLYO3	DLYO2	DLYO1	DLYO0
Initial value:	0	0	0	0	0	0	0	0
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Note: * Only 0 can be written to clear the flag.

The SEVFD and SODFD control the start bit detection starting position, slice voltage level, data sampling delay time, and interrupts. The SEVFD holds settings for even fields, and the SODFD holds settings for odd fields. When reset, when the module is stopped, in sleep mode, in standby mode, in watch mode, in subactive mode, or in subsleep mode, the SEVFD and SODFD are both initialized to H'2000.

The SEVFD and SODFD are 16-bit read/write registers; however, rewriting of SEVFD or SODFD should be performed after output of an even- (odd-) field slice completion interrupt. During data slice operations, if SEVFD or SODFD is rewritten, a malfunction will result; do not perform rewriting during data slice operation.

Bit 15—Even- (Odd-) Field Slice Completion Interrupt Enable Flag (EVNIE, ODDIE):

Enables or disables the generation of even- (odd-) field slice completion interrupts.

Bit 15

EVNIE ODDIE	Description
0	Disables even- (odd-) field slice completion interrupt (Initial value)
1	Enables even- (odd-) field slice completion interrupt

Bit 14—Even- (Odd-) Field Slice Interrupt Completion Flag (EVNIF, ODDIF): Set when data slicing for all specified lines of even (odd) field is completed.

Bit 14

EVNIF ODDIF	Description
0	[Clearing condition] When 0 is written after reading 1 (Initial value)
1	[Setting condition] When data slicing is completed for all specified lines of even (odd) field

Bit 13—Reserved: Cannot be modified and is always read as 1.

Bits 12 to 8—Start Bit Detection Starting Position Bits:

(STBE4 to STBE0) (STBO4 to STBO0): Set the starting position for start bit detection in even (odd) fields.

The base point for the data slicer is the falling edge of the horizontal sync signal (slicer base point H) synchronized within the LSI; the starting position for start bit detection can be set using STBE4 to STBE 0 (STBO4 to STBO0) in $288 \times fh$ (where fh is the horizontal sync signal frequency) clock units from approximately 23.5 μs after the data slicer base point.

The start bit detection end position is at approximately 29.5 μs after the data slicer base point.

In start bit detection, the presence of the rising edge of start bits in the interval between these starting and ending positions is detected. Further, the start bit detection window signal, which becomes the base point for the start bit detection starting position, can be adjusted by means of the data slicer detection window register of the sync separator. For details, refer to section 27.2.10, Data Slicer Detection Window Register (DDETW).

Figure 28.2 shows the data slicer base point and start bit detection starting position.




Figure 28.2 Data Slicer Base Point and Start Bit Detection Starting Position

Bits 7 to 5—Slice Level Setting Bits (SLVLE2 to SLVLE0) (SLVLO2 to SLVLO0): Specify the even (odd) field data slice level.

The data slice level is common to clock line detection, start bit detection, and 16-bit data slicing.

Bit 7	Bit 6	Bit 5	Description
SLVLE2 SLVLO2	SLVLE1 SLVLO1	SLVLE0 SLVLO0	
0	0	0	Slice level is 0 IRE (Initial value)
		1	Slice level is 5 IRE
	1	0	Slice level is 15 IRE
		1	Slice level is 20 IRE
1	0	0	Slice level is 25 IRE
		1	Slice level is 35 IRE
	1	0	Slice level is 40 IRE
		1	Must not be specified

Note: All slice levels are with reference to the pedestal level (5 IRE). Slice level values are provided for reference.

Bits 4 to 0—Data Sampling Delay Time Setting Bits (DLYE4 to DLYE0) (DLYO4 to DLYO0): Set the even (odd) field data sampling clock delay time.

Figure 28.3 explains the data sampling clock.

The data sampling clock is a clock with period $32 \times fh$, used for slicing 16-bit closed caption data. The data sampling clock is generated after the rising edge of the start bit is detected and the time set by the DLY bit is passed. The delay time setting can be adjusted in units of $576 \times fh$, so that sampling is possible at a phase optimal for the slice data. The data sampling delay time (TD) should be set based on the calculation indicated below. Eighteen pulses of data sampling clock are output in total for start bit detection, slice data, and end data detection. In order to make the sampling phase even more optimal, the slice data (analog comparator output) and sampling clock can be output from the port. For details of monitor output, refer to section 28.2.6, Monitor Output Setting Register (DOUT).

$$TD = 111.1 \text{ ns} (1/576 \times fh) \times [\text{setting in bits DLY4 to DLY0} + 2]$$

fh: Horizontal sync signal frequency




Figure 28.3 Data Sampling Clock Description

28.2.2 **Slice Line Setting Registers 1 to 4 (SLINE1 to SLINE4)**

Bit:	7	6	5	4	3	2	1	0
	SENBLn	SFLDn	—	SLINEn4	SLINEn3	SLINEn2	SLINEn1	SLINEn0
Initial value:	0	0	1	0	0	0	0	0
R/W:	R/W	R/W	—	R/W	R/W	R/W	R/W	R/W

The slice line setting registers 1 to 4 (SLINE1 to SLINE4) specify slice fields and lines. Up to four slice lines can be specified; these are specified in the slice line setting registers 1 to 4 respectively.

These are 8-bit read/write registers. Rewrites of SLINE should be performed after an even (odd) field slice completion interrupt is output, or after module stop mode has been set, registers have been initialized, and module stop mode has been cleared again. If SLINE is rewritten during a data slice operation, a malfunction will result; do not perform rewriting during data slice operation.

When reset, when the module is stopped, in sleep mode, in standby mode, in watch mode, in subactive mode, or in subsleep mode, the registers are initialized to H'20.

Bit 7—Slice Enable Bit (SENBLn n=1 to 4): Enables or disables data slice operations for the line specified by SFLDn and SLINEn4 to SLINEn1.

When data slicing for a given line is completed, this bit is reset to 0, and slicing is not again performed until it is set to 1. This bit is set at the rising edge of the Vsync signal; hence data slicing settings become valid from the rising edge of the next Vsync signal after this bit has been set. When 1 is written to this bit, the corresponding slice detection register is cleared, and so caution should be exercised.

Bit 7

SENBLn	Description
0	When read: Disables data slice operation for the specified lines [Clearing condition] When the data slice operation for the line has been completed
1	Enables data slice operation for the specified lines

Bit 6—Field Setting Bit (SFLDn n=1 to 4): Specifies the field of the slice line. For information on field discrimination, refer to section 27.2.6, Field Detection Window Register (FWIDR).

Bit 6

SFLDn	Description
0	Even field (Initial value)
1	Odd field

Bit 5—Reserved: Cannot be modified and is always read as 1.

Bits 4 to 0—Slice Line Setting Bits (SLINE4 to SLINE0): Specify the data slice line. Slice lines up to H'1F (31) can be specified.

Figure 28.4 explains the line count.




Figure 28.4 Line Count

28.2.3 Slice Detection Registers 1 to 4 (SDTCT1 to SDTCT4)

Bit:	7	6	5	4	3	2	1	0
	CRDFn	SBDfn	ENDfn	—	CRICn3	CRICn2	CRICn1	CRICn0
Initial value:	0	0	0	1	0	0	0	0
R/W:	R	R	R	—	R	R	R	R

The slice detection registers 1 to 4 (SDTCT1 to SDTCT4) store information on data slice results.

Data slice result information includes the clock run-in detection flag, start bit detection flag, data end detection flag, and run-in pulse count for the clock run-in period.

This information is useful for optimal positioning of the data slicer slice level, start bit detection timing, and sampling clock generation timing.

There are four slice detection registers; data slice information results are stored in them on completion of data slicing for each line specified by the slice line setting registers 1 to 4. Data is stored not in slicing order, but in the corresponding registers. For information on the slice line sequence, refer to section 28.3.2, Slice Sequence.




Figure 28.5 Relationship between Slice Line Setting Register and Slice Detection Register

SDTCT is an 8-bit read-only register. SDTCT read operations should be performed after an even (odd) field slice completion interrupt. If SDTCT is read during a data slice operation, an indeterminate value may be read; the register should not be read during operation.

If 1 is written to bit 7 (SENBL) of slice line setting registers 1 to 4, the corresponding slice detection register is automatically cleared, so caution should be exercised.

When reset, when the module is stopped, in sleep mode, in standby mode, in watch mode, in subactive mode, or in subsleep mode, the registers are initialized to H'10.

Bit 7—Clock Run-In Detection Flag (CRDFn n=1 to 4): Set when, during the clock run-in period, the count is concluded in the range 3 to 7 pulses, and clock run-in is detected. When 16 or more pulses are counted, further input pulses are not counted in order to prevent erroneous detection, and an overflow state is maintained. Further, the clock run-in detection window signal indicating the clock run-in period can be adjusted using the DDETWCR register of the sync separator. For details, refer to section 27.2.10, Data Slicer Detection Window Register (DDETWCR).

Bit 7

CRDFn	Description
0	Clock run-in not detected for line for data slicing (Initial value)
1	Clock run-in detected for line for data slicing

Bit 6—Start Bit Detection Flag (SBDFn, n=1 to 4): Set when the start bit for a line for data slicing is detected.

Bit 6

SBDFn	Description
0	Start bit not detected for line for data slicing (Initial value)
1	Start bit detected for line for data slicing

When the start bit is not detected, the data sampling clock is generated after the time set as the data sampling delay time (DLY4 to DLY0) has elapsed from the phase of the start bit detection end position.




Figure 28.6 Data Sampling Clock When Start Bit is not Detected

Bit 5—Data End Detection Flag (ENDFn n=1 to 4): Shows whether or not slice data is input at the 18th sampling clock pulse. This flag is set when the slice data is 0, that is, when data slicing is regarded as having been completed normally.


Bit 5

ENDFn	Description
0	Data end not detected for line for data slicing (Initial value)
1	Data end detected for line for data slicing

Bit 4—Reserved: Cannot be modified and is always read as 1.

Bits 3 to 0—Clock Run-in Count Value (CRICn3 to CRICn0): Count result for run-in pulses during the clock run-in period. When 16 or more pulses are input, further input pulses are not counted in order to prevent erroneous detection, and an overflow state is maintained. Further, the clock run-in detection window signal indicating the clock run-in period can be adjusted using the DDETWR register of the sync separator. For details, refer to section 27.2.10, Data Slicer Detection Window Register (DDETWR).

28.2.4 Slice Data Registers 1 to 4 (SDATA1 to SDATA4)



*: Unefined

The slice data registers 1 to 4 (SDATA1 to SDATA4) are registers in which the slice results are stored. The data is stored in LSB-first fashion, in order from the LSB side near the start bit. Figure 28.7 shows how to store the slice data.




Figure 28.7 Relationship between Slice Data and Slice Data Register

There are four slice data registers, in which are stored slice results when data slicing is completed for each line specified by the slice line setting registers. At this time data is stored in the corresponding registers, rather than in the slicing order.





Figure 28.8 Relationship between Slice Line Setting Register and Slice Data Register

These are 16-bit read-only registers. SDATA read operations should be performed after an even (odd) field slice completion interrupt. If an SDATA register is read during a data slice operation, an indeterminate value may be read; the register should not be read during operation.

When reset, when the module is stopped, in sleep mode, in standby mode, in watch mode, in subactive mode, or in subsleep mode, the SDATA register values are indeterminate.

28.2.5 Module Stop Control Register (MSTPCR)



The MSTPCR consists of two 8-bit read/write registers for controlling the module stop mode. Writing 0 to the MSTP3 bit starts the data slicer; setting the MSTP3 bit to 1 stops the data slicer at the end of a bus cycle and the module stop mode is entered. Before writing 0 to this bit, set the MSTP9 bit to 0, to operate the sync separator.

The registers cannot be read or written to in module stop mode. For details, refer to section 4.5, Module Stop Mode.

Bit 3—Module Stop (MSTP3): Specifies the module stop mode for the data slicer.

Bit 3

MSTP3	Description
0	Clears the module stop mode for the data slicer
1	Specifies the module stop mode for the data slicer (Initial value)

28.2.6 Monitor Output Setting Register (DOUT)

Bit:	7	6	5	4	3	2	1	0
	—	RGBC	YCOC	DOBC	DSEL	CRSEL	—	—
Initial value:	0	0	0	1	0	0	1	1
R/W:	—	R/W	R/W	R/W	R/W	R/W	—	—

The internal signals used by the data slicer can be monitored through the R, G, B, YCO, and YBO pins. For the bits other than bits 2 and 3, refer to section 29.7.3, Digital Output Specification Register (DOUT).

Bit 3—Bit to Select Functions for R, G, B, YCO, YBO Pins (DSEL): Selects whether the digital output pins output R, G, B, YCO, and YBO signals, or output data slicer internal monitor signals.

Bit 3

DSEL	Description
0	R, G, B, YCO, and YBO signals selected (Initial value)
1	Data slicer monitor signals selected Pin R: Signal selected by bit 2 (CRSEL) Pin G: Slice data signal analog-compared with Cvin2 Pin B: Sampling clock generated within data slicer Pin YCO: External Hsync signal (AFCH) synchronized in the LSI Pin YBO: External Vsync signal (AFCV) synchronized in the LSI

Bit 2—Monitor Signal Select Bit (CRSEL): Selects whether the clock run-in detection window signal is output, or the start bit detection window signal is output. This bit is valid when DSEL is set to 1 to select data slicer internal monitor signal output.

Bit 2

CRSEL	Description
0	Clock run-in detection window signal output selected (Initial value)
1	Start bit detection window signal output selected

28.3 Operation

28.3.1 Slice Line Specification

Up to four slice lines can be specified using the slice line setting registers 1 to 4. For information on field discrimination, refer to section 27.2.6, Field Detection Window Register (FWIDR).

After completion of data slicing for all lines specified by registers, a slice completion interrupt is output; the slice results and slice information should then be read.

Slice information includes clock run-in detection, start bit detection, and data end detection to determine whether data sampling was performed normally; this information is stored in slice detection registers 1 to 4.

After completion of slicing for specified lines, the slice enable bit for the slice line setting register is reset to 0. The next time the data slicer is operated, the slice enable bit of the slice line setting register should be set to 1. At this time, the corresponding slice detection register is cleared. The slice enable bit is sampled at the rising edge of the Vsync signal. Hence enabling of slice operation is valid until the next Vsync signal after reset of the slice enable bit.


Figures 28.9 and 28.10 show examples of slice line specification and operation. For details, refer to section 28.2.2, Slice Line Setting Registers 1 to 4.

The data slicer initialization and operation for one specification example are shown in figure 28.9.

Contents of slice line setting registers

Register No.	Slice Line Setting Register		
	Enable	Field	Line
1	1	Even	Line c
2	1	Odd	Line b
3	1	Even	Line d
4	0	Odd	Line a

d > c
b > a



Note: Data slice operation is not performed for line a, because the enable bit = 0. Further, when the same line is specified within the same field, erroneous operation results; do not specify the same line in the same field. For details on the external Vsync interrupt, refer to section 27.2.2, Sync Separation Control Register (SEPCR).

Figure 28.9 Example of Slice Line Specification and Operation (1)

Operation for data slicer resetting for a second specification is shown in figure 28.10.




Figure 28.10 Example of Slice Line Specification and Operation (2)

28.3.2 Slice Sequence

Figure 28.11 shows the slice sequence.




Figure 28.11 Slice Sequence

Section 29 On-Screen Display (OSD)

29.1 Overview

OSD (on-screen display) is a function for superimposing arbitrary characters or display patterns on a TV image signal.

The display screen consists of up to 32 characters $\times$ 12 rows; a single character consists of 12 dots $\times$ 18 lines. Up to 384 different character types can be registered, and each character display can be connected to the top, bottom, right, and left of another character. Hence in addition to alphanumeric and kanji characters, graphics can also be displayed.

Text display and superimposed display are supported, and there are composite video signal output and digital outputs.

There are a wealth of ornamental features as well, including blinking display, borders, cursors, halftone display, buttons, and enlarged display.

Analog functions (video amp, analog switch) peripheral to OSD are also incorporated. The sync separator has an AFC circuit built-in, for stable display.

OSD can be used in data encoding in the U.S. closed caption format.

29.1.1 Features

- Screen configuration: 32 characters $\times$ 12 rows
- Character size: 12 dots $\times$ 18 lines
- Character types: 384 types*¹
- Supports text display and superimposed display
- Display enlargement: 1 $\times$ 1, 2 $\times$ 2 (line units, vertical $\times$ horizontal)
- Blinking: Can be set in single character units
Blinking period can be set to either 32/fV or 64/fV (for the entire screen)
(fV: vertical sync signal frequency)
- Border function: Single-dot borders in each of eight directions
Border color: In text mode, white or black, and brightness fixed
In superimposed mode, black, and brightness fixed
- Supported TV formats: NTSC, PAL, SECAM
- Display position: Horizontal and vertical direction leading positions are set, and line intervals can be set
- Digital outputs: R, G, B; output of YCO (character data bit strings) and YBO (character display positions)

- Background colors: Eight hues*²
Background brightness, chroma saturation: Four brightness levels, two chroma levels
- Character colors: Text display: Eight hues (character units)*²
Superimposed display: White
Character brightness, chroma saturation: Four brightness levels, two chroma levels
- Cursor: Character background colored during text display (character units)
- Cursor colors: Eight hues (line units)*²
Cursor brightness, chroma saturation: Two brightness levels, two chroma levels
- Halftone display: Feature for reducing the brightness/chroma saturation of the image signal in the text background during superimposed display to render it semi-transparent, so that characters appear to float above the background (character units)
- Halftone gray shades: Two levels (row units)
- Button display: Two types

Notes: 1. Includes blank character as character code H'000.

2. Background colors, character colors, cursor colors: the background, character, and cursor colors in text display include black and white. In SECAM, only black and white are supported. For details, refer to section 29.1.5, TV Formats and Display Modes.

29.1.2 Block Diagram

A block diagram of the OSD appears in figure 29.1.




Figure 29.1 OSD Block Diagram

29.1.3 Pin Configuration

The OSD pin configuration is shown in table 29.1. Even when not using the data slicer, the composite video signal should be input to Cvin2 in order to perform sync separation from the composite video signal.

Table 29.1 OSD Pin Configuration

Block	Name	Abbrev.	I/O	Function
Sync separator	Sync signal input/output	Csync/Hsync	Input/output	Composite sync signal input/output or horizontal sync signal input
		VLPF/Vsync	Input	Pin for connecting external LPF for vertical sync signal or input pin for vertical sync signal
	AFC oscillation	AFCosc	Input/output	AFC oscillation signal
		AFCpc	Input/output	AFC by-pass capacitor connecting pin
	LPF for AFC	AFCLPF	Input/output	External LPF connecting pin for AFC
OSD	OSD analog power	OVcc	Input	Analog power for OSD, data slicer, and sync separator
	OSD analog ground	OVss	Input	Analog ground for OSD, data slicer, and sync separator
	Composite video signal input	CVin1	Input	Composite video signal input (2 Vpp, with a sync tip clamp circuit)
	Composite video signal output	CVout	Output	Composite video signal output (2 Vpp)
	fsc oscillation	4fsc/2fscin	Input	4fsc or 2fsc input
		4fsc/2fscout	Output	4fsc or 2fsc output
	Color signal output	R	Output	Color signal output (R) for character, border, cursor, background, and button, or a port
		G	Output	Color signal output (G) for character, border, cursor, background, and button, or a port
		B	Output	Color signal output (B) for character, border, cursor, background, and button, or a port
	Character data output	YCO	Output	Character data output (digital output), or a port
		YBO	Output	Character display position output (digital output), or a port

Block	Name	Abbrev.	I/O	Function
Data slicer	Composite video signal	Cvin2	Input	Composite video signal input (2 Vpp, with a sync tip clamp circuit)

29.1.4 Register Configuration

Table 29.2 shows the OSD registers.

Table 29.2 Register Configuration

Name	Abbrev.	R/W	Size	Initial Value	Address* ¹
Character data ROM	OSDROM	—	24576 bytes	—	H'040000
Display data RAM (Master)	OSDRAM	R/W	768 bytes	Undefined	H'D800
Display data RAM (Slave)	—	—	768 bytes	Undefined	—
Row register 1	CLINE1	R/W	Byte	H'00	H'D200
Row register 2	CLINE2	R/W	Byte	H'00	H'D201
Row register 3	CLINE3	R/W	Byte	H'00	H'D202
Row register 4	CLINE4	R/W	Byte	H'00	H'D203
Row register 5	CLINE5	R/W	Byte	H'00	H'D204
Row register 6	CLINE6	R/W	Byte	H'00	H'D205
Row register 7	CLINE7	R/W	Byte	H'00	H'D206
Row register 8	CLINE8	R/W	Byte	H'00	H'D207
Row register 9	CLINE9	R/W	Byte	H'00	H'D208
Row register 10	CLINE10	R/W	Byte	H'00	H'D209
Row register 11	CLINE11	R/W	Byte	H'00	H'D20A
Row register 12	CLINE12	R/W	Byte	H'00	H'D20B
Vertical display position register	VPOS	R/W	Word	H'F000	H'D20C
Horizontal display position register	HPOS	R/W	Byte	H'00	H'D20E
Digital output specification register	DOUT	R/W	Byte	H'02	H'D20F
Screen control register	DCNTL	R/W	Word	H'0000	H'D210
OSD format register	DFORM	R(W)* ²	Word	H'00F8	H'D212

Notes: 1. Lower 16 bits of the address. (excluding character data ROM)

2. Only 0 can be written to bits 8 and 0 to clear the flags.

29.1.5 TV Formats and Display Modes

Table 29.3 indicates support for different TV formats in each display mode. Operation is not guaranteed if a frequency resulting from division by 4 or 2 from the 4fsc/2fsc input pin is not one of those listed in table 29.3.

Table 29.3 TV Formats and Display Modes

TV Format	fsc (MHz)	Text Display	Superimposed Mode
M/NTSC	3.579545	8 colors	Supported
4.43-NTSC	4.43361875	8 colors	Supported
M/PAL	3.57561149	8 colors	Supported
N/PAL	3.58205625	8 colors	Supported
B.G.H/PAL, I/PAL, D.K/PAL	4.43361875	8 colors	Supported
SECAM	4.43361875	White/black	Supported

29.2 Description of Display Functions

29.2.1 Superimposed Mode and Text Display Mode

There are two types of OSD display: superimposed and text display.

(1) Superimposed Mode

In superimposed mode, the state of operation of a VCR, the current time, and other text and graphics are displayed on an ordinary TV image. In doing so, there is no mixing of the background image and the display character colors. There is an internal AFC circuit, enabling reliable text display. In addition, a halftone function, in which the brightness and chroma saturation of the background screen in the character display area is reduced to make characters appear to “float” above the background, is also available. Other features include a character border function.

(2) Text Display Mode

In text display mode, characters and graphic data can be displayed in synchronous with the internal sync signal generated by the internal Csync generator circuit in the sync separator. The background color for display can be selected from among eight hues. There are plentiful ornamental functions, including functions for displaying cursors and buttons; cursor and text colors can be selected from among eight hues, making this function ideal for use in programming VCR recording and setting modes.

29.2.2 Character Configuration

Displayed characters and patterns consist of 12 dots × 18 lines per character. There are notes on creation of OSD fonts. For details, refer to section 29.8, Notes on OSD Font Creation.

An example of a character configuration appears in figure 29.2. An example of an enlarged character appears in figure 29.3.




Figure 29.2 Character Configuration Examples




Figure 29.3 Enlarged Character Example

29.2.3 On-Screen Display Configuration

The on-screen display area consists of 12 horizontal rows each containing up to 32 characters.

The correspondence between display data RAM and the screen display is indicated in figure 29.4.

The starting position for display can be set freely by using the display position registers to set the horizontal starting display position, vertical starting display position, and row interval. Even when the frequency of the AFC reference clock (dot clock) is modified, the display configuration (12 horizontal rows each containing 32 characters) will not change; characters in the region protruding outside the display area should be blank characters.

For information on the display position registers, refer to section 29.5.1, Display Positions, and section 29.5.8, Display Position Registers (HPOS, VPOS).

	1st character	2nd character	3rd character	4th character	-----	32nd character
Row 1	D800	D802	D804	D806		D83E
Row 2	D840	D842	D844	D846		D87E
Row 11	DA80	DA82	DA84	DA86		DABE
Row 12	DAC0	DAC2	DAC4	DAC6		DAFE

Note: D800 to DAFF indicate the lower 16 bits of addresses in the on-screen display RAM.

Figure 29.4 Correspondence between Display Data RAM and On-Screen Display

29.3 Settings in Character Units

The following items can be set in character units by using the display data RAM.

29.3.1 Character Configuration

Characters can be set freely by writing, to the display data RAM, the character data ROM address (character code) at which the character to be displayed is stored.

For explanations of the character data ROM and display data RAM, refer to section 29.3.6, Character Data ROM (OSDROM), and section 29.3.7, Display Data RAM (OSDRAM).

29.3.2 Character Colors

Character colors in text display mode can be set in character units through the character color specification bit in display data RAM.

Table 29.4 shows the correspondence between character color code settings and color output signals.

For details on display data RAM, refer to section 29.3.7, Display Data RAM (OSDRAM).

In the SECAM TV format, only black and white can be used in text display mode, and in superimposed mode characters are white, with a faint background color.

Table 29.4 Correspondence between Character Color Code Settings and Color Output Signals

R	Display Data RAM Settings*	1	1	1	1	0	0	0	0
G		1	1	0	0	1	1	0	0
B		1	0	1	0	1	0	1	0
R, G, or B port output		White	Yellow	Magenta	Red	Cyan	Green	Blue	Black
C.Video output (NTSC)		White	Same phase	$3\pi/4$	$\pi/2$	$3\pi/2$	$7\pi/4$	π	Black
C.Video output (PAL)		White	± 0	$\pm 3\pi/4$	$\pm \pi/2$	$\pm 3\pi/2$	$\pm 7\pi/4$	$\pm \pi$	Black

Note: * Can be specified in character units.

29.3.3 Halftones/Cursors

(1) Halftones

The halftone function reduces the brightness and chroma saturation of the image signal in the character background to make it semi-transparent, so that characters appear to float above the background. By specifying halftone in the display data RAM, halftone can be toggled in character units. Here the halftone levels are specified in the row register.

In the SECAM format, use of halftones is recommended.

(2) Cursors

The cursor function colors the background area of a character. By specifying the cursor in display data RAM, cursor display can be toggled in character units. The cursor color and brightness are specified in the row register; within a given row, the same color and brightness are used. The chroma saturation can be set for the entire screen.

Note: Cursor display is a function for use in text display mode only; halftones are a function for use in superimposed mode only. The display data RAM halftone/cursor specification bit is dual-purpose, so that depending on the display mode, function may switch automatically between halftone/cursor.

Figure 29.5 shows examples of halftone and cursor display. For details on display data RAM, refer to section 29.3.7, Display Data RAM (OSDRAM). For an explanation of each register, refer to section 29.4.5, Row Registers (CLINEn, n= rows 1 to 12).




Figure 29.5 Halftone and Cursor Display Examples

29.3.4 Blinking

Blinking is a function in which displayed characters are displayed intermittently. By specifying blinking in display data RAM, text can be made to blink in character units. The blinking period can be chosen from two values through the screen control register. Blinking is supported both in superimposed mode and text display mode.

Digital outputs (YCO, R, G, and B) can be made to blink or not blink through the digital output specification register. The YBO digital output cannot be made to blink.

For details on display data RAM, refer to section 29.3.7, Display Data RAM (OSDRAM).

For an explanation of each register, refer to section 29.5.9, Screen Control Register (DCNTL), and section 29.7.3, Digital Output Specification Register (DOUT).

Buttons cannot be made to blink.

For notes on blinking, refer to section 29.8.3, Note 3 on Font Creation (Blinking).

29.3.5 Button Display

Button display is a function in which a frame is drawn around a character string; buttons can be set in character units in display data RAM. There are two types of button: one type of button appears to be raised or floating, and the other type appears to be lowered or sunken. By switching from the raised button type to the lowered button type, the button appears to have been depressed; such displays are ideal for screens on which various settings are to be made.

Button displays can be used simultaneously with the blinking function, but blinking can only be used for characters; buttons cannot be made to blink.

When used with enlarged characters, the button width is enlarged to two dots by two lines.

Buttons are horizontal rectangles; vertical-rectangle buttons cannot be created.

In order to create a button with three or more characters, a button display (start) character and a button display (end) character should be specified.

Multiple buttons can be created in a single row, but the button pattern in a given row is the same for all buttons in that row.


The button pattern can be set in row units; white brightness is 75IRE, and black brightness is 15 IRE. Both are values relative to the pedestal (5 IRE). These brightness values are for reference.

Figure 29.6 shows examples of button display.


For details on display data RAM, refer to section 29.3.7, Display Data RAM (OSDRAM). For an explanation of each register, refer to section 29.4.5, Row Registers (CLINEn, n= rows 1 to 12).

In a button display, the button pattern replaces the outer periphery of the 12 dot × 18 line character region; this should be born in mind when creating character fonts. Refer to section 29.8.4, Note 4 on Font Creation (Buttons).

BPTn	0	0	0	0	0	0
BON1	0	0	0/1*	1	0	1
BON0	0	1	0/1*	0	0	1



BPTn	1	1	1	1	1	1
BON1	0	0	1	0	0	1
BON0	0	0	1	0	1	0



Note: * Do not set (start) or (end).

Figure 29.6 Button Display Examples

29.3.6 Character Data ROM (OSDROM)

The character data ROM (OSDROM) contains 384 character types, each consisting of 12 dots by 18 lines. User programs can write individual character data sets. However, character code H'000 is fixed as a blank character, and a new character pattern for this code cannot be set by the user.

The character data ROM (OSDROM) is referenced by character codes in the display data RAM, and dots of display character data are read for each scanning line.

This character data ROM can be accessed by the CPU as part of user ROM. For details, refer to section 29.11, Character Data ROM (OSDROM) Access by CPU.

The memory map appears in figure 29.7. An example of configuration for a single character appears in figure 29.8.




Figure 29.7 OSD ROM Map




Figure 29.8 OSDROM Data Configuration (for the letter “F”)

Note: OSDROM consists of 12 dots × 18 lines per character. When character data is written to flash memory, addresses are written in a 16-bit × 32-word area as shown in figure 29.8. Data in the unused area should be set to 1. In addition, character data for blank display should always be set to 0.

29.3.7 Display Data RAM (OSDRAM)

Bit:	15	14	13	12	11	10	9	8
	BLNK	HT/CR	BON1	BON0	CR	CG	CB	C8
Initial value:	*	*	*	*	*	*	*	*
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit:	7	6	5	4	3	2	1	0
	C7	C6	C5	C4	C3	C2	C1	C0
Initial value:	*	*	*	*	*	*	*	*
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

*: Undefined

Display data RAM for OSD (OSDRAM) contains 12 rows of 32 characters each, or 384 characters (384 words), and consists of master RAM and slave RAM. Master RAM can be read and written by the CPU; slave RAM is accessed by the OSD.

The OSD display changes when the data written to master RAM is transferred to the slave RAM. Data is transferred from the master RAM to the slave RAM by setting the LDREQ bit in the OSD format register to 1. At this time, when the DTMV bit is 0, transfer is performed at the moment the LDREQ bit is set to 1; when the DTMV bit is 1, transfer is performed in synchronous with the Vsync signal after the LDREQ bit is set to 1. After transfer, the LDREQ bit is cleared to 0. During transfer, the LDREQ bit remains set to 1; master RAM should be accessed only after confirming that the LDREQ bit has been cleared to 0. If the CPU accesses master RAM during transfer, the access is invalid and the VACS bit in the OSD format register is set to 1. The master RAM can be accessed by the CPU even in the module stop mode.

After power-down mode is cancelled, the OSDRAM must be initialized. For details on the OSD format register, refer to section 29.6.6, OSD Format Register (DFDRM).

Bit 15—Blinking Specification Bit (BLNK): Turns blinking (intermittent display) on and off for characters in character units. Blinking for digital outputs (YCO, R, G, and B) is set by the digital output specification register. Digital output (YBO) cannot be set to blink.

OSDRAM

Bit 15	Description
BLNK	C.Video Output
0	Blinking is off
1	Blinking is on

DOUT	OSDRAM	
Bit 4	Bit 15	Description
DOBC	BLNK	Digital Output (YCO, R, G, B)
0	0	Blinking is off
	1	Blinking is off
1	0	Blinking is off
	1	Blinking is on

Bit 14—Halftone/Cursor Display Specification Bit (HT/CR): Turns halftone/cursor display on and off in character units. The superimposed/text display mode switching bit of the screen control register is used for switching between halftone and cursor display.

In digital outputs (R, G, and B), when the RGBC bit of the digital output specification register is set to 1 in either superimposed or text display mode to select output of display data for all of characters/borders/cursor/background/button display, the cursor color data specified by the cursor color specification bit of the row register is output. In SECAM TV format, it is recommended that halftone display be used.

DCNTL	OSDRAM	
Bit 14	Bit 14	Description
DISPM	HT/CR	C.Video Output
0	0	Halftone is off
	1	Halftone is on
1	0	Cursor display is off
	1	Cursor display is on

DOUT	OSDRAM	
Bit 6	Bit 14	Description
RGBC	HT/CR	Digital Output (R, G, B)
0	0/1	Character is output (halftone/cursor specification invalid)
1	0	Character is output (halftone/cursor display off)
	1	Cursor color data specified by the cursor color specification bit of row register is output

Bits 13 and 12—Button Specification Bits (BON1 and BON0): Set buttons in character units in conjunction with the BPTNn bit of the row register. To create a button with three or more characters, no-button display characters or button display (one character) must be specified between a button display (start) character and a button display (end) character. For details, refer to figure 29.6, Button Display Example.

CLINEn		OSDRAM		Description	Display
Bit 7	Bit 13	Bit 12			
BPTNn	BON1	BON0			
0	0	0	No button is displayed		
		1	Button is displayed (start)		
	1	0	Button is displayed (end)		
		1	Button is displayed (one character)		
1	0	0	No button is displayed		
		1	Button is displayed (start)		
	1	0	Button is displayed (end)		
		1	Button is displayed (one character)		

Bits 11 to 9—Character Color Specification Bits (CR, CG, and CB): Specify character colors in character units.

In superimposed mode, the only character color is white, and register settings are invalid.

For digital outputs (R, G, and B), character color data specified by the character color specification bits for both superimposed and text display modes is output.

Bit 11	Bit 10	Bit 9	Character Color		
			C.Video Output		R,G,B Outputs
CR	CG	CB	NTSC	PAL	
0	0	0	Black	Black	Black
		1	π	$\pm\pi$	Blue
	1	0	$7\pi/4$	$\pm 7\pi/4$	Green
		1	$3\pi/2$	$\pm 3\pi/2$	Cyan
1	0	0	$\pi/2$	$\pm\pi/2$	Red
		1	$3\pi/4$	$\pm 3\pi/4$	Magenta
	1	0	Same phase	± 0	Yellow
		1	White	White	White

Bits 8 to 0—Character Codes (C8 to C0): Set character codes (H'000 to H'17F) to be displayed.

Note: Character code H'000 is defined as blank (nothing displayed).
Character display is not guaranteed if character codes from H'180 to H'1FF are specified.

29.4 Settings in Row Units

The following items can be set in row units by using the row registers.

29.4.1 Button Patterns

Characters can be set freely by writing, to display data RAM, the character data ROM address (character code) at which the character to be displayed is stored.

For information on character data ROM and display data RAM, refer to section 29.3.6, Character Data ROM (OSDROM), and section 29.3.7, Display Data RAM (OSDRAM).

The button pattern specification bit of the row registers can be used to select the button pattern (raised or lowered pattern) in row units.

29.4.2 Display Enlargement

The size of characters can be selected in row units by using the character size specification bit of the row register. When selecting enlarged characters, the border width and button width also change to accommodate the character size.

29.4.3 Character Brightness

Character brightness can be set in row units using the character brightness specification bit of the row register. Four different character brightnesses can be selected.

29.4.4 Cursor Color, Brightness, Halftone Levels

(1) Cursor Color

Cursor colors can be set in row units using the cursor color specification bit of the row register.

Table 29.5 shows the correspondence between cursor color code settings and color output signals.

Cursor display functions in text display mode only.

For details on row registers, refer to section 29.4.5, Row Registers (CLINEn, n=rows 1 to 12).

Table 29.5 Correspondence between Cursor Color Code Settings and Color Output Signals

R G B	Row Register Settings*	1				0			
		1		0		1		0	
		1	0	1	0	1	0	1	0
R, G, or B port output		White	Yellow	Magenta	Red	Cyan	Green	Blue	Black
C.Video output (NTSC)		White	Same phase	$3\pi/4$	$\pi/2$	$3\pi/2$	$7\pi/4$	π	Black
C.Video output (PAL)		White	± 0	$\pm 3\pi/4$	$\pm \pi/2$	$\pm 3\pi/2$	$\pm 7\pi/4$	$\pm \pi$	Black

Note: * Can be set in display block units.

(2) Cursor Brightness

Cursor brightness can be set in row units using the cursor brightness specification bit of the row register. Two different brightness levels can be selected.

For details on row registers, refer to section 29.4.5, Row Registers (CLINEn, n=rows 1 to 12).

(3) Halftone Levels

Halftone levels can be set in row units using the cursor brightness specification bit of the row register. Two different halftone levels can be selected.

Figure 29.9 shows examples of a halftone level.

Halftone settings function only in superimposed mode.

For details on row registers, refer to section 29.4.5, Row Registers (CLINEn, n = rows 1 to 12).




Figure 29.9 Halftone Level Examples (C.Video)

29.4.5 Row Registers (CLINEn, n = rows 1 to 12)

Bit:	7	6	5	4	3	2	1	0
	BPTNn	SZn	CLUn1	CLUn2	KRn	KGn	KBn	KLUn
Initial value:	0	0	0	0	0	0	0	0
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

There are a total of 12 row registers (CLINEn), for use with rows 1 to 12.

Row register n is used in conjunction with display data RAM to set the character size, button pattern, cursor color, etc., for the nth row. Each of these is an 8-bit read/write register.

When reset, when the module is stopped, in sleep mode, in standby mode, in watch mode, in subactive mode, or in subsleep mode, the registers are initialized to H'00.

All of the row registers 1 to 12 have the same specifiable format.

When the OSD display update timing control bit (DTMV) is 1, the OSD display is updated to the row register settings in synchronous with the Vsync signal (OSDV).

Bit 7—Button Pattern Specification Bit (BPTNn n=1 to 12): Sets the button pattern for the nth row. For button specification, refer to section 29.3.7, Display Data RAM (OSDRAM).

Bit 7

BPTNn	Description	
0	Pattern causing buttons in the nth row to appear to be raised	 (Initial value)
1	Pattern causing buttons in the nth row to appear to be lowered	

Bit 6—Character Size Specification Bit (SZn, n =1 to 12): Sets the size of characters. The border width and button width also change according to the character size. These settings are common to superimposed and text display modes and to C.Video output and digital outputs.

Bit 6

SZn	Description	
0	Character display size: single height × single width	(Initial value)
1	Character display size: double height × double width	

Bits 5 and 4—Character Brightness Specification Bits (CLUn1 and CLUn0, n = 1 to 12): Set the character brightness. The character brightness differs with the character color.

In superimposed mode, white is the only character color.

This setting has no effect on digital outputs (YCO, YBO, R, G, and B).

Bit 5		Bit 4	
CLUn1	CLUn0	Character Color	Character Brightness Level
0	0	Black	0 IRE (Initial value)
	1		10 IRE
1	0		20 IRE
	1		30 IRE
0	0	Blue, green, cyan, red, yellow, magenta	25 IRE (Initial value)
	1		45 IRE
1	0		55 IRE
	1		65 IRE
0	0	White	45 IRE (Initial value)
	1		70 IRE
1	0		80 IRE
	1		90 IRE

Note: All brightness levels are with reference to the pedestal level (5 IRE). Brightness levels are reference values.

Bits 3 to 1—Cursor Color Specification Bits (KRn, KGn, and KBn, n = 1 to 12): Set the cursor color in row units. C.Video output in superimposed mode uses halftone display, so that cursor color specifications are invalid.

- Cursor Colors in Text Display Mode

Bit 3	Bit 2	Bit 1	Cursor Color		
			C.Video Output		R, G, B Outputs
KRn	KGn	KBn	NTSC	PAL	(Initial value)
0	0	0	Black	Black	Black
		1	π	$\pm\pi$	Blue
		0	$7\pi/4$	$\pm 7\pi/4$	Green
	1	1	$3\pi/2$	$\pm 3\pi/2$	Cyan
		0	$\pi/2$	$\pm\pi/2$	Red
		1	$3\pi/4$	$\pm 3\pi/4$	Magenta
1	0	0	Same phase	± 0	Yellow
		1	White	White	White

- Cursor Colors in Superimposed Mode

Bit 3	Bit 2	Bit 1	Cursor Color		
KRn	KGn	KBn	C.Video Output		R, G, B Outputs
0	0	0	Specification invalid (Halftone display in superimposed mode)		Black (Initial value)
		1			Blue
		0			Green
	1	1			Cyan
		0			Red
		1			Magenta
1	0	0			Yellow
		1			White

Bit 0—Cursor Brightness/Halftone Level Specification Bit (KLUn, n = 1 to 12): Sets the cursor brightness/halftone level in row units. Cursor brightness differs for different cursor colors. This setting has no effect on digital outputs (YCO, YBO, R, G, and B).

- Cursor Brightness in Text Display Mode

Bit 0			
KLK	Cursor Color	Cursor Brightness Level	
0	Black	0 IRE	(Initial value)
1		25 IRE	
0	Blue, green, cyan, red, yellow, magenta	25 IRE	(Initial value)
1		45 IRE	
0	White	45 IRE	(Initial value)
1		55 IRE	

Note: All brightness levels are with reference to the pedestal level (5IRE). Brightness levels are reference values.

- Halftone Levels in Superimposed Mode

Bit 0		
KLK	Description (Halftone Levels)	
0	50% halftone	(Initial value)
1	30% halftone	

29.5 Settings in Screen Units

The following items can be set in screen units by using vertical display position register, horizontal display position register, and screen control register.

29.5.1 Display Positions

(1) Vertical Display Start Position

The vertical display start position can be set in single scanning line units using the vertical position specification bits of the vertical display position register.

In setting display positions, the following should be noted.

- Settings should be chosen to ensure that the display does not overlap with the vertical retrace line.
- When the display protrudes outside the screen, characters in the protruding region should be blank characters (character code H'000).

The base point for display start positions is shown in figure 29.10.




Figure 29.10 Base Point for Vertical Display Start Positions

(2) Vertical Display Interval

The vertical display interval can be set in single scanning line units using the line interval specification bit of the vertical display position register.

- When the display protrudes outside the screen, characters in the protruding region should be blank characters (character code H'000).

(3) Horizontal Display Start Position

The horizontal display start position can be set in units equal to double the dot clock cycle using the horizontal position specification bit of the horizontal display position register.

The base point for the horizontal display start position is the center of the horizontal sync signal.

Note the following when choosing display position settings.

- Settings should be chosen such that the display does not overlap with the color burst.
- When the display protrudes outside the screen, characters in the protruding region should be blank characters (character code H'000).

The base point for the horizontal display start position is shown in figure 29.11.




Figure 29.11 Base Point for Horizontal Display Start Position

29.5.2 Turning the OSD Display On and Off

The OSD display can be turned on and off using the display on/off bit of the screen control register.

29.5.3 Display Method

Display can be switched between text display mode and superimposed mode, and while in text display mode the display can be switched between interlaced and noninterlaced display, using the display mode specification bit of the screen control register.

29.5.4 Blinking Period

A blinking period of either approximately 0.5 sec (32/fV) or approximately 1 sec (64/fV) can be selected using the blinking period specification bit of the screen control register.

29.5.5 Borders

Borders on the periphery of characters can be set using the border specification bit of the screen control register. For an example of border display, see figure 29.2, Character Configuration Examples.

The border color can be set in screen units using the border color specification bit of the screen control register. In text display mode, the border color can be selected from either white or black. In superimposed mode, all borders are black only.

The horizontal size of borders is one dot (the same as one dot in a character), but for enlarged characters is two dots.

The vertical size of borders is one line (the same as one line in a character), but for enlarged characters is two lines.

For an explanation of the screen control register, refer to section 29.5.9, Screen Control Register (DCNTL).

There are notes on borders; refer to section 29.8, Notes on OSD Font Creation.

Bordering is recommended with the SECAM TV format.

29.5.6 Background Color and Brightness

In text display mode, the background color can be selected from among eight hues, and the brightness from among four levels, using the background color specification bits and background brightness select bits of the screen control register.

29.5.7 Character, Cursor, and Background Chroma Saturation

In text display mode, the chroma saturation of the character, cursor, and background can each be selected from among two levels using the character chroma specification bit, cursor chroma specification bit, and background chroma specification bit of the screen control register, respectively.

29.5.8 Display Position Registers (HPOS and VPOS)

The HPOS and VPOS include the horizontal display position register and the vertical display position register.

(1) Horizontal Display Position Register (HPOS)

Bit:	7	6	5	4	3	2	1	0
	HP7	HP6	HP5	HP4	HP3	HP2	HP1	HP0
Initial value:	0	0	0	0	0	0	0	0
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

The horizontal display position register is used to set the horizontal display start position for characters. It is an 8-bit read/write register. When reset, when the module is stopped, in sleep mode, in standby mode, in watch mode, in subactive mode, or in subsleep mode, the horizontal display position register is initialized to H'00. When the OSD display update timing control bit (DTMV) is 1, the OSD display is updated to the horizontal display position register settings synchronously with the Vsync signal (OSDV).

Bits 7 to 0—Horizontal Display Start Position Specification Bits (HP7 to HP0): Set the display start position in the horizontal direction. Setting units are twice the dot clock cycle. Refer to the base point for the horizontal display start position in figure 29.11.

If the horizontal display start position is H_s (μs), then H_s is given by $2 \times t_c \times (\text{value of HP7 to HP0})$, where t_c is the dot clock cycle.

(2) Vertical Display Position Register (VPOS)

Bit:	15	14	13	12	11	10	9	8
	—	—	—	—	VSPC2	VSPC1	VSPC0	VP8
Initial value:	1	1	1	1	0	0	0	0
R/W:	—	—	—	—	R/W	R/W	R/W	R/W
Bit:	7	6	5	4	3	2	1	0
	VP7	VP6	VP5	VP4	VP3	VP2	VP1	VP0
Initial value:	0	0	0	0	0	0	0	0
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

The vertical display position register is a 16-bit read/write register used to set the character size, vertical display start position, and vertical-direction row interval. When reset, when the module is stopped, in sleep mode, in standby mode, in watch mode, in subactive mode, or in subsleep mode, the vertical display position register is initialized to H'F000. When the OSD display update timing control bit (DTMV) is 1, the OSD display is updated to the vertical display position register settings synchronously with the Vsync signal (OSDV).

Bits 15 to 12—Reserved: Cannot be modified and are always read as 1.

Bits 11 to 9—Vertical Row Interval Specification Bits (VSPC2 to VSPC0): Set the row interval in the vertical direction. They can be set in single scanning line units.

Bit 11	Bit 10	Bit 9	Description
VSPC2	VSPC1	VSPC0	
0	0	0	No row interval (Initial value)
		1	Row interval: One scanning line
	1	0	Row interval: Two scanning lines
		1	Row interval: Three scanning lines
1	0	0	Row interval: Four scanning lines
		1	Row interval: Five scanning lines
	1	0	Row interval: Six scanning lines
		1	Row interval: Seven scanning lines

Bits 8 to 0—Vertical Display Start Position Specification Bits (VP8 to VP0): Set the display start position in the vertical direction. The vertical display start position can be set in single scanning line units. The base point of the display start position is the vertical sync signal. Refer to the base point for the vertical display start position in figure 29.10.

If the vertical display start position is V_s (μs), then V_s is given by $V_s = tH \times (\text{value of VP8 to VP0})$, where tH is the horizontal sync signal period (μs), corresponding to a single horizontal scanning line.

29.5.9 Screen Control Register (DCNTL)

Bit:	15	14	13	12	11	10	9	8
	CDSPON	DISPM	LACEM	BLKS	OSDON	—	EDGE	EDGC
Initial value:	0	0	0	0	0	0	0	0
R/W	R/W	R/W	R/W	R/W	R/W	—	R/W	R/W
Bit:	7	6	5	4	3	2	1	0
	BR	BG	BB	BLU1	BLU0	CAMP	KAMP	BAMP
Initial value:	0	0	0	0	0	0	0	0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

The DCNTL is a 16-bit read/write register used to switch between superimposed and text display modes, set the background and color for text display mode in screen units, and turn OSD display on and off.

When reset, when the module is stopped, in sleep mode, in standby mode, in watch mode, in subactive mode, or in subsleep mode, the DCNTL is initialized to H'0000.

When the OSD display update timing control bit (DTMV) is 1, the OSD display is updated to the screen control register settings except the setting in bit 13 (LACEM bit) synchronously with the Vsync signal (OSDV).

Bit 15—OSD C. Video Display Enable Bit (CDSPON): Turns OSD C.Video display output on and off.

Bit 15

CDSPON	Description
0	OSD C.Video display is off (Initial value)
1	OSD C.Video display is on

Bit 14—Superimposed/Text Display Mode Select Bit (DISPM): Selects superimposed mode or text display mode.

When selecting a display mode, the dot clock also serves as the AFC circuit reference clock, and so the AFC circuit reference Hsync signal must be switched. For details, refer to section 27.3.6, Automatic Frequency Controller (AFC).

Bit 14

DISPM	Description
0	Superimposed mode is selected (Initial value)
1	Text display mode is selected

Bit 13—Interlaced/Noninterlaced Display Select Bit (LACEM): Selects interlaced or noninterlaced text display mode. When noninterlaced text display is selected, the internally generated Hsync and Vsync frequency can be modified. For details, refer to section 27.2.11, Internal Sync Frequency Register (INFRQR).

Bit 13

LACEM	Description
0	Noninterlaced display is selected (Initial value)
1	Interlaced display is selected

Bit 12—Blinking Period Select Bit (BLKS): Selects the character blinking period. The duty is 50%. The blinking period differs somewhat depending on the TV format selected by the TVM2 bit of the OSD format register (either a 525-line system or a 625-line system).

DFORM	DCNTL	
Bit 15	Bit 12	
TVM2	BLKS	Description (Blinking Period)
0	0	Approx. 0.5 sec (32/fv = 0.53 sec) (Initial value)
	1	Approx. 1.0 sec (64/fv = 1.07 sec)
1	0	Approx. 0.5 sec (32/fv = 0.64 sec) (Initial value)
	1	Approx. 1.0 sec (64/fv = 1.28 sec)

Note: fv is the vertical sync signal frequency.

Bit 11—OSD Display Start Bit (OSDON): Starts OSD display. When the OSD display start bit is 0, the OSD internal display circuit stops operation. In conjunction with the OSD C.Video display enable bit (bit 15), changes operation as follows. When accessing character data ROM (OSDROM) from the CPU, this bit should always be cleared to 0. If this bit is set to 1, access by the CPU is not guaranteed.

Bit 15	Bit 11	
CDSPON	OSDON	Description
0/1	0	OSD display is stopped (C.Video output and digital output both off) (Initial value)
0	1	OSD display is started (digital output only)
1	1	OSD display is started (both C.Video output and digital output enabled)

Bit 10—Reserved: Cannot be modified and is always read as 0. When 1 is written to this bit, correct operation is not guaranteed.

Bit 9—Border Specification Bit (EDGE): Sets the border for characters for the entire screen.

Bit 9

EDGE	Description
0	No character border (Initial value)
1	Character border

Bit 8—Border Color Specification Bit (EDGC): Selects the border color. Border color specifications for C.Video output are invalid in superimposed mode.

Border brightness levels are 0 IRE for black and 90 IRE for white.

Note: Brightness levels are with reference to the pedestal level (5IRE). Brightness levels are reference values.

- Border Color in Text Display Mode

Bit 8	Border Color		
EDGC	C.Video Output	R, G, B Outputs	
0	Black	Black	(Initial value)
1	White	White	

- Border Color in Superimposed Mode

Bit 8	Border Color		
EDGC	C.Video Output	R, G, B Outputs	
0	Specification invalid (black)	Black	(Initial value)
1		White	

Bits 7 to 5—Background Color Specification Bits (BR, BG, and BB): Used to select the background color in text display mode. Background color specifications for C.Video output are invalid in superimposed mode.

- Background Colors in Text Display Mode

Bit 7	Bit 6	Bit 5	Background Color		R, G, B Outputs
			C.Video Output		
BR	BG	BB	NTSC	PAL	
0	0	0	Black	Black	Black (Initial value)
		1	π	$\pm\pi$	Blue
	1	0	$7\pi/4$	$\pm7\pi/4$	Green
		1	$3\pi/2$	$\pm3\pi/2$	Cyan
1	0	0	$\pi/2$	$\pm\pi/2$	Red
		1	$3\pi/4$	$\pm3\pi/4$	Magenta
	1	0	Same phase	±0	Yellow
		1	White	White	White

- Background Colors in Superimposed Mode

Bit 7	Bit 6	Bit 5	Background Color	
BR	BG	BB	C.Video Output	R, G, B Outputs
0	0	0	Specification invalid	Black (Initial value)
		1		Blue
	1	0		Green
		1		Cyan
1	0	0		Red
		1		Magenta
	1	0		Yellow
		1		White

Bits 4 and 3—Background Brightness Select Bits (BLU1 and BLU0): Select the background brightness in text display mode. These settings have no effect on digital outputs (YCO, YBO, R, G, and B).

Bit 4	Bit 3	
BUL1	BUL0	Background Brightness
0	0	10 IRE (Initial value)
	1	30 IRE
1	0	50 IRE
	1	70 IRE

Note: Brightness levels are with reference to the pedestal level (5IRE). Brightness levels are reference values.

Bit 2—Character Chroma Select Bit (CAMP): Selects the character chroma amplitude in text display mode. This setting has no effect on digital outputs (YCO, YBO, R, G, and B).

Bit 2	
CAMP	Description
0	Character chroma amplitude: 60 IRE (Initial value)
1	Character chroma amplitude: 80 IRE

Note: Amplitudes are reference values.

Bit 1—Cursor Chroma Select Bit (KAMP): Selects the cursor chroma amplitude in text display mode. This setting has no effect on digital outputs (YCO, YBO, R, G, and B).

Bit 1	
KAMP	Description
0	Cursor chroma amplitude: 60 IRE (Initial value)
1	Cursor chroma amplitude: 80 IRE

Note: Amplitudes are reference values.

Bit 0—Background Chroma Select Bit (BAMP): Selects the background chroma amplitude in text display mode. This setting has no effect on digital outputs (YCO, YBO, R, G, and B).

Bit 0	
BAMP	Description
0	Background chroma amplitude: 60 IRE (Initial value)
1	Background chroma amplitude: 80 IRE

Note: Amplitudes are reference values.

29.6 Other Settings

29.6.1 TV Format

The OSD supports M/NTSC, 4.43-NTSC, M/PAL, N/PAL, B, G, H/PAL, I/PAL, D, K/PAL, and SECAM formats. See table 29.3, TV Formats and Display Modes.

29.6.2 Display Data RAM Control

The OSD display data RAM consists of master RAM and slave RAM. The master RAM can be read and written by the CPU; the slave RAM is accessed by the OSD.

The data written to master RAM is transferred to slave RAM to switch the OSD display.

The DTMV bit can be used to switch between timing the transfer of data to occur when the LDREQ bit is set to 1, or to occur synchronously with the Vsync signal after LDREQ is set to 1. For details, refer to section 29.6.6, OSD Format Register (DFORM).

29.6.3 Timing of OSD Display Updates Using Register Rewriting

It is possible to switch the timing of OSD display updates to occur simultaneously with register rewrites, or to occur synchronously with the Vsync signal (OSDV) after a register rewrite. For details, refer to section 29.6.6, OSD Format Register (DFORM).

29.6.4 4fsc/2fsc

For a 4fsc/2fsc signal, either an external clock signal is input, or a crystal oscillator can be connected. If an external clock signal is input, the signal must be amplified using a dedicated amplifier circuit; this is set using the register.

Either 4fsc or 2fsc input can be selected.

If a 2fsc signal is input, some colors cannot be displayed. For details, see table 29.7, OSD Display Colors for 2fsc Signal Input.

29.6.5 OSDV Interrupts

Interrupts triggered by the Vsync signal input to the OSD (OSDV interrupts) can be generated. In superimposed mode, interrupts are triggered by the external Vsync signal, and in text display mode, they are triggered by the internal Vsync signal generated in the sync separator.

29.6.6 OSD Format Register (DFORM)

Bit:	15	14	13	12	11	10	9	8
	TVM2	TVM1	TMV0	FSCIN	FSCEXT	—	OSDVE	OSDVF
Initial value:	0	0	0	0	0	0	0	0
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/(W)*
Bit:	7	6	5	4	3	2	1	0
	—	—	—	—	—	DTMV	LDREQ	VACS
Initial value:	1	1	1	1	1	0	0	0
R/W:	—	—	—	—	—	R/W	R/W	R/(W)*

Note: * Only 0 can be written to clear the flag.

The DFORM is used to set the TV format and control display data RAM.

The DFORM is a 16-bit read/write register. When reset, when the module is stopped, in sleep mode, in standby mode, in watch mode, in subactive mode, or in subsleep mode, it is initialized to H'00F8.

Bits 15 to 13—TV Format Select Bits (TVM2 to 0): Select the TV format. The specified clock signal should always be input.

Bit 15	Bit 14	Bit 13	Bit 12	Description		
TVM2	TVM1	TVM0	FSCIN	TV Format	4fsc (MHz)	2fsc (MHz)
0	0	0	0	M/NTSC	14.31818	—
			1		—	7.15909
0	0	1	0	4.43-NTSC	17.734475 (17.734476)	—
			1		—	8.8672375 (8.867238)
0	1	0	0	M/PAL	14.302446 (14.302444)	—
			1		—	7.15122298
0	1	1	0/1	Must not be specified.		
1	0	0	0	N/PAL	14.328225 (14.328224)	—
			1		—	7.1641125
1	0	1	0/1	Must not be specified.		
1	1	0	0	B, G, H/PAL, I/PAL, D, K/PAL	17.734475 (17.734476)	—
			1		—	8.8672375 (8.867238)
1	1	1	0	B, G, H/SECAM, L/SECAM, D, K, K1/SECAM	17.734475 (17.734476)	—
			1		—	8.8672375 (8.867238)

Note: The 4fsc and 2fsc frequencies for SECAM do not conform to the SECAM TV format specifications.

Bit 12—4/2fsc Input Select Bit (FSCIN): Selects 4fsc or 2fsc input.

Bit 12

FSCIN	Description	
0	4fsc input is selected	(Initial value)
1	2fsc input is selected	

Bit 11—4/2fsc External Input Select Bit (FSCEXT): Selects 4fsc or 2fsc input.

Bit 11

FSCEXT	Description
0	4/2fsc oscillator uses a crystal oscillator (Initial value)
1	4/2fsc uses a dedicated amplifier circuit for external clock signal input

Bit 10—Reserved: Always read as 0. When 1 is written to this bit, correct operation is not guaranteed.

Bit 9—OSDV Interrupt Enable Bit (OSDVE): Enables or disables OSDV interrupts.

Bit 9

OSDVE	Description
0	The OSDV interrupt is disabled (Initial value)
1	The OSDV interrupt is enabled

Bit 8—OSDV Interrupt Flag (OSDVF): Set when the OSD detects the Vsync signal. The timing for setting this flag differs depending on the OSD display mode. In superimposed mode, it is set on the external Vsync signal; in text display mode it is set on the internally generated Vsync signal.

Bit 8

OSDVF	Description
0	[Clearing condition] When 0 is written after reading 1 (Initial value)
1	[Setting condition] When OSD detects the Vsync signal

Bits 7 to 3—Reserved: Always read as 1. When 0 is written to these bits, correct operation is not guaranteed.

Bit 2—OSD Display Update Timing Control Bit (DTMV): Selects the timing for transfer of data from master RAM to slave RAM and for OSD display update by register overwriting.

Bit 2

DTMV	Description
0	After the LDREQ bit is written to 1, data is transferred from master RAM to slave RAM regardless of the Vsync signal (OSDV). The OSD display is updated simultaneously with register* rewriting. Note: * When transferring data using this setting, do not have the OSD display data (Initial value)
1	After the LDREQ bit is written to 1, data is transferred from master RAM to slave RAM synchronously with the Vsync signal (OSDV). After rewriting the register, the OSD display is updated synchronously with the Vsync signal (OSDV).

Note: The registers and register bits whose settings are reflected in the OSD display are the row registers (CLINE), vertical display position register (VPOS), horizontal display position register (HPOS), screen control register (DCNTL) except bit 13, and the RGBC, YCOC, and DOBC bits of the digital output specification register (DOUT).

Bit 1—Master-Slave RAM Transfer Request and State Bit (LDREQ): Requests transfer of data from master RAM to slave RAM. After this bit is written to 1, a transfer request is issued with timing selected by the DTMV bit. When read, this bit indicates the state of data transfer from master RAM to slave RAM.

Note: To abort data transfer after writing this bit to 1, write it to 0. However, once data transfer begins it cannot be aborted.

- Writing

Bit 1

LDREQ	Description
0	Requests abort of data transfer from master RAM to slave RAM
1	Requests transfer of data from master RAM to slave RAM. After transfer is completed, this bit is cleared to 0

- Reading

Bit 1

LDREQ	Description
0	Data is not being transferred from master RAM to slave RAM (Initial value)
1	Data is being transferred from master RAM to slave RAM, or is being prepared for transfer. After transfer is completed, this bit is cleared to 0

Bit 0—Master-Slave RAM Transfer State Bit (VACS): Is set to 1 if the CPU accesses OSDRAM during transfer of data from master RAM to slave RAM; the access is invalid. This bit is not cleared automatically, and so should be cleared by writing 0.

Bit 0

VACS	Description
0	The CPU did not access OSDRAM during data transfer (Initial value)
1	The CPU accessed OSDRAM during data transfer; the access is invalid

29.7 Digital Output

29.7.1 R, G, and B Outputs

R, G, and B outputs consist of display data in dot units for characters, background, cursors and other display elements.

Either of two output methods can be selected by the R, G, B digital output specification bit: characters only, or output of display data for all elements, including characters, borders, cursors, background, and buttons. Here data for borders and buttons is output as white-equivalent (R=1, G=1, B=1) or as black-equivalent (R=0, G=0, B=0) data.

The digital output blink control bit is used to select blinking for R, G, and B. The R, G, and B outputs are multiplexed with port 8 inputs/outputs. For details on pin function selection, refer to section 10.9, Port 8.

Display data RAM and the screen control register settings are output as display data output for characters, cursors and background in superimposed mode; this differs from the output data from the CVout pin.

Examples of R, G, B output are shown in figures 29.12 and 29.13.

Output Example 1

Character color: Yellow (CR = 1, CG = 1, CB = 0)
 Cursor color: Cyan (KR = 0, KG = 1, KB = 1)
 Background color: Green (BR = 0, BG = 1, BB = 0)
 Border: None (EDGE = 0)
 Button: Displayed (pattern 1)





Figure 29.12 RGB Output Example (1)

Output Example 2

Character color: Yellow (CR = 1, CG = 1, CB = 0)
 Cursor color: None (HT/CR = 0)
 Background color: Green (BR = 0, BG = 1, BB = 0)
 Border: Black (EDGE = 1, EDGC = 0)
 Button: None





Figure 29.13 RGB Output Example (2)

29.7.2 YCO and YBO Outputs

YCO output consists of character and border data in dot units. Either of two YCO output methods can be selected by the YCO digital output specification bit: output of characters only, or combined output of character and border data. The digital output blink control bit can be used to select blinking for YCO output. The YCO data output specification bit must be reset to 0 when bordering is not performed, and must be set to 1 when bordering is performed. YBO output is data for the character display area. 32 characters' worth of data is output starting from the start position set by the horizontal-direction start position specification bit of the display position register. Here blank-character intervals have no character display, and so there is no output. In addition, YBO output cannot be made to blink.

The YCO and YBO outputs are multiplexed with port 8 inputs/outputs. For details on pin function selection, refer to section 10.9, Port 8.

An example of YCO output and that of YBO output appear in figures 29.14 and 29.15, respectively.




Figure 29.14 YCO Output Example




Figure 29.15 YBO Output Example

29.7.3 Digital Output Specification Register (DOUT)

Bit:	7	6	5	4	3	2	1	0
	—	RGBC	YCOC	DOBC	DSEL	CRSEL	—	—
Initial value:	0	0	0	0	0	0	1	0
R/W:	—	R/W	R/W	R/W	R/W	R/W	—	—

The DOUT is used to choose settings for digital output.

The DOUT is an 8-bit read/write register. When reset, when the module is stopped, in sleep mode, in standby mode, in watch mode, in subactive mode, or in subsleep mode, it is initialized to H'02.

When the OSD display update timing control bit is 1, the OSD display is updated to the RGBC, YCOC and DOBC bit settings synchronously with the Vsync signal (OSDV).

The R, G, B, YCO, and YBO outputs are multiplexed with port 8 inputs/outputs. For details on pin function selection, refer to section 10.9, Port 8.

Bit 7—Reserved: Always read as 0. When 1 is written to this bit, correct operation is not guaranteed.

Bit 6—R, G, B Digital Output Specification Bit (RGBC): Specifies the R, G, B digital output format.

Bit 6

RGBC	Description
0	Character output is specified (Initial value)
1	Combined character, border, cursor, background, and button output is specified

Bit 5—YCO Digital Output Specification Bit (YCOC): Specifies the YCO digital output format. This bit must be reset to 0 when bordering is not performed, and must be set to 1 when bordering is performed.

Bit 5

YCOC	Description
0	Character output is specified (Initial value)
1	Combined character and border output is specified

Bit 4—Digital Output Blink Control Bit (DOBC): Turns blinking on and off for digital outputs (YCO, R, G, and B). Digital output YBO cannot be made to blink.

OSDRAM	DOUT	
Bit 15	Bit 4	
BLNK	DOBC	Description
0	0	Does not blink (Initial value)
	1	Does not blink
1	0	Does not blink
	1	Blinks

Bit 3—R, G, B, YCO, YBO Pin Function Select Bit (DSEL): Selects the R, G, B, YCO, and YBO pins to function either as digital output pins, or as data slicer internal monitor signal pins.

Bit 3

DSEL	Description
0	R, G, B, YCO, YBO output function is selected (Initial value)
1	Data slicer monitor output function is selected R pin = Signal selected by bit 2 (CRSEL) G pin = Slice data signal analog-compared with Cvin2 B pin = Sampling clock generated within data slicer YCO pin = External Hsync signal (AFCH) synchronized within the LSI YBO pin = External Vsync signal (AFCV) synchronized within the LSI

Bit 2—Monitor Signal Switching Bit (CRSEL): Selects whether a clock run-in detection window signal or a start bit detection window signal is output. This bit setting is valid when DSEL is 1, so that pins are used as data slicer internal monitor signal outputs.

Bit 2


CRSEL	Description
0	Clock run-in detection window signal output is selected (Initial value)
1	Start bit detection window signal output is selected

For information on slice data and the sampling clock, refer to section 28.2.2, Slice Line Setting Registers 1 to 4. For details on the clock run-in detection window signal, start bit detection window signal, external Hsync signal (AFCH), and external Vsync signal (AFCV), refer to section 27, Sync Separator for OSD and Data Slicer.

Bit 1—Reserved: Cannot be modified and is always read as 1.

Bit 0—Reserved: Always read as 0. When 1 is written to this bit, correct operation is not guaranteed.

29.7.4 Module Stop Control Register (MTSTPCR)



The MSTPCR consists of two 8-bit read/write registers for controlling the module stop mode. Writing 0 to the MSTP0 bit starts the OSD module; setting the MSTP0 bit to 1 stops the OSD module at the end of a bus cycle and the module stop mode is entered. At this time, the CVout and digital outputs also stop. Before writing 0 to this bit, set the MSTP9 bit to 0, to operate the sync separator.

The registers cannot be read or written to in module stop mode. However, character data ROM (OSDROM) and display data RAM (OSDRAM) can be read and written. For details, refer to section 4.5, Module Stop Mode.

Bit 0—Module Stop (MSTP0): Specifies the module stop mode for the OSD module.

Bit 0

MSTP0	Description
0	Clears the module stop mode for the OSD module
1	Specifies the module stop mode for the OSD module (Initial value)

29.8 Notes on OSD Font Creation

29.8.1 Note 1 on Font Creation (Font Width)

In OSD display, vertical and diagonal lines in fonts that are one dot wide may appear to be narrow due to a shift of 0.5H. Display fonts should be created with liberal thicknesses.

29.8.2 Note 2 on Font Creation (Borders)

Borders extend beyond the character display frame in the X-direction, but no borders extend beyond the display frame in the Y-direction. Moreover, when borders are to the right or left of blank characters (H'000), borders extend beyond the display frame, but for the first and the 32nd characters in a displayed row (16th character when the character size is enlarged to double height $\times$ double width), no borders extend beyond the display frame.

Examples of borders which extend beyond the display frame appear in figures 29.16 through figure 29.18.




Figure 29.16 Border Extending beyond the Display Frame (Example)




Figure 29.17 Border Neighboring a Blank Character (Example)




Figure 29.18 Examples of Characters at the Starting and Ending Positions in a Row

29.8.3 Note 3 on Font Creation (Blinking)

Blinking involves intermittent display within a specified display frame only. When blinking is necessary, font data should not be set to the first or twelfth dots in the X-direction.

Figure 29.19 shows an example of blinking for characters with borders extending beyond the display frame.




Figure 29.19 Example of Blinking with Borders Extending beyond the Display Frame

29.8.4 Note 4 on Font Creation (Buttons)

Buttons replace the outermost perimeter of the character display area with a button pattern. It should be remembered that the button pattern display takes priority over display of the font and border, if any.

Figure 29.20 shows an example of button pattern display that takes priority over font and border.




Figure 29.20 Example of Button Pattern Display Taking Priority over Font and Border

29.9 OSD Oscillator, AFC, and Dot Clock

In order to use the OSD, sync signals and a $4/2f_{sc}$ clock signal are required.

29.9.1 Sync Signals

The sync signal for text display mode is a signal created from a $4/2f_{sc}$ clock or an AFC reference clock. In superimposed mode, sync signals may be selected from one of the following three types.

1. Horizontal/vertical sync signals separated by the sync separator from the composite video signal (Cvin2)
2. Horizontal/vertical sync signals separated by the sync separator from the composite sync signal (Csync)
3. Hsync and Vsync signals input separately

For details, refer to section 27, Sync Separator for OSD and Data Slicer.

29.9.2 AFC Circuit

The AFC circuit averages the “fluctuation” in the horizontal sync signal (Hsync) during normal VCR playback, reducing OSD display jitter. In addition, the AFC circuit generates the dot clock. Be sure that an external circuit is connected. For details, refer to section 27.3.6, Automatic Frequency Controller (AFC).

29.9.3 Dot Clock

The dot clock is a clock used for X-direction (horizontal direction) OSD display; it is synchronized with the horizontal sync signal generated by the AFC circuit. The dot clock frequency is 576 or 448 times the horizontal sync signal frequency ($576 \times f_h$ or $448 \times f_h$). The size of one dot in the horizontal direction of the OSD display appearing on the screen is the equivalent of one dot clock cycle. Accordingly, modifying the FRQSEL bit in the sync separator to change the horizontal sync signal frequency can adjust the dot size. The dot clock cycle is the same in superimposed mode and text display mode; it is also the same for both interlaced and noninterlaced displays. It changes somewhat depending on the TV format. The relation between TV format and dot clock cycle is shown in table 29.6.

Table 29.6 Dot Clock Cycle

TV Format	Dot Clock Cycle	
	Reference Clock: 576 × fh	Reference Clock: 448 × fh
M/NTSC, 4.43-NTSC, M/PAL, N/PAL	110 ns (9.06 MHz)	142 ns (7.06 MHz)
B, G, H/PAL, I/PAL, D, K/PAL, SECAM	111 ns (9.00 MHz)	143 ns (7.00 MHz)

29.9.4 4/2fsc

1. 4/2fsc Oscillator

The 4/2fsc oscillator generates color signals for text display mode, and also generates the internal sync signal. A crystal oscillator can be connected, or an external clock can be input. The 4/2fsc frequency should be appropriate for the TV format. If an inappropriate frequency is used, or if no 4/2fsc signal is input, OSD operation is not guaranteed.

Circuit constants should be chosen such that frequency deviation, including temperature effects, is within ± 30 ppm.

An example of connection of a crystal oscillator appears in figure 29.21; an example of input of an external clock is shown in figure 29.22.





Figure 29.21 Example of Connection of a 4/2fsc Crystal Oscillator



Note: C = 1000 pF typ

When the external clock amplitude is 1 Vp-p or larger, connect a resistor in series with capacitor C.

Figure 29.22 Example of Input of a 4/2fsc External Clock

- For information on OSD display colors for a 2fsc signal input, refer to table 29.7. In NTSC format, some colors cannot be displayed. In PAL format, because alternating display is used, color muddiness, flickering and other problems may arise.

Table 29.7 OSD Display Colors for 2fsc Signal Input

Character, Cursor, and Background Color Settings	NTSC	PAL*	RGB Digital Output
Yellow (Same phase)	Yellow (Same phase)	Yellow ($3\pi/2, -\pi/2$)	Yellow
Cyan ($3\pi/2$)	Cyan ($3\pi/2$)	Cyan ($\pi, 0$)	Cyan
Green ($7\pi/4$)	Cannot be specified	Green ($-\pi/2, 0$)	Green
Magenta ($3\pi/4$)	Cannot be specified	Magenta ($+\pi/2, -\pi$)	Magenta
Red ($\pi/2$)	Red ($\pi/2$)	Red ($+\pi/2, -\pi/2$)	Red
Blue (π)	Blue (π)	Blue ($\pi/2, -3\pi/2$)	Blue
White	White	White	White
Black	Black	Black	Black

Note: * The PAL color burst phase angle is $\pm\pi/4$ rad for 4fsc input, but is 0 rad or $-\pi/2$ rad for 2fsc, so that colors may differ from the color settings.

29.10 OSD Operation in CPU Operation Modes

Table 29.8 shows the OSD CVout pin status for different CPU operating modes.

During a transition to power-down mode, registers are initialized, and so register settings must be restored on return to active mode.

Table 29.8 OSD Operation for Different CPU Operating Modes

Operating Mode	Module Stop Bit	DISPM Bit	CVout Pin
Reset	1	0	No output
Active	0	0	Chroma-through and OSD display
		1	Text display
Module stop	1	0	No output
Sleep, standby, watch, subactive, or subsleep	Retained	0	No output

29.11 Character Data ROM (OSDROM) Access by CPU

The character data ROM can be accessed by the CPU as part of user ROM. Before accessing the character data ROM by the CPU, clear the OSDON bit in the screen control register to 0 to stop OSD display, then set the OSROME bit in the serial timer register to 1. The character data ROM can be accessed even in the module stop mode.

If the OSROME bit is set to 1 during OSD display, the character data ROM cannot be accessed correctly by CPU.

For details on OSROME bit setting, refer to section 29.5.9, Screen Control Register (DCNTL).

29.11.1 Serial Timer Control Register (STCR)

Bit :	7	6	5	4	3	2	1	0
	—	IICX1	IICX0	—	FLSHE	OSROME	—	—
Initial value :	0	0	0	0	0	0	0	0
R/W :	—	R/W	R/W	—	R/W	R/W	—	—

Bit 2—OSD ROM Enable (OSROME): Controls the OSD character data ROM (OSDROM) access. When this bit is set to 1, the OSDROM can be accessed by the CPU, and when this bit is cleared to 0, the OSDROM cannot be accessed by the CPU but accessed by the OSD module.

Before writing to or erasing the OSDROM in the F-ZTAT version, be sure to set this bit to 1.

Note: During OSD display, the OSDROM cannot be accessed by the CPU. Before accessing the OSDROM by the CPU, be sure to clear the OSDON bit in the screen control register to 0 then set the OSROME bit to 1. If the OSROME bit is set to 1 during OSD display, the character data ROM cannot be accessed correctly by CPU.

Bit 2

OSROME	Description
0	OSDROM is accessed by the OSD (Initial value)
1	OSDROM is accessed by the CPU

Section 30 Electrical Characteristics

30.1 Absolute Maximum Ratings

Table 30.1 lists the absolute maximum ratings.

Table 30.1 Absolute Maximum Ratings

Item	Symbol	Value	Unit
Power supply voltage	Vcc	−0.3 to +7.0	V
Input voltage (ports other than port 0)	Vin	−0.3 to Vcc+0.3	V
Input voltage (port 0)	Vin	−0.3 to AVcc+0.3	V
A/D converter power supply voltage	AVcc	−0.3 to +7.0	V
A/D converter input voltage	AVin	−0.3 to AVcc+0.3	V
Servo power supply voltage	SVcc	−0.3 to +7.0	V
Servo amplifier input voltage	Vin	−0.3 to SVcc + 0.3	V
OSD power supply voltage	OVcc	−0.3 to +7.0	V
Operating temperature	Topr	−20 to +75	°C
Operating temperature (At Flash memory program/erase)	Topr	0 to +75	°C
Storage temperature	Tstr	−55 to +125	°C

- Notes: 1. Permanent damage may occur to the chip if absolute maximum ratings are exceeded. Normal operation should be under the conditions specified in Electrical Characteristics. Exceeding these values can result in incorrect operation and reduced reliability.
2. All voltages are relative to Vss = SVss = OVss = AVss = 0.0 V.

30.2 Electrical Characteristics of HD6432199, HD6432198, HD6432197, and HD6432196

30.2.1 DC Characteristics of HD6432199, HD6432198, HD6432197, and HD6432196

Table 30.2 DC Characteristics of HD6432199, HD6432198, HD6432197, and HD6432196

(Conditions: $V_{CC} = AV_{CC} = 4.0\text{ V to }5.5\text{ V}^{*1}$, $V_{SS} = 0.0\text{ V}$, $T_a = -20\text{ to }+75^{\circ}\text{C}$ unless otherwise specified.)

Item	Symbol	Applicable Pins	Test Conditions	Values			Unit	Notes
				Min	Typ	Max		
Input high voltage	V_{IH}	MD0	$V_{CC}=2.5\text{ V to }5.5\text{ V}$	$0.9 V_{CC}$	—	$V_{CC}+0.3$	V	
		RES, FWE, IC, IRQ0 to IRQ5	$V_{CC}=2.5\text{ V to }5.5\text{ V}$	$0.8 V_{CC}$	—	$V_{CC}+0.3$		
			$V_{CC}=2.5\text{ V to }5.5\text{ V}$	$0.9 V_{CC}$	—	$V_{CC}+0.3$		
		SCK1, SI1, FTIA, FTIB, FTIC, FTID, TRIG, TMBI, ADTRG		$0.8 V_{CC}$	—	$V_{CC}+0.3$		
		OSC1		$V_{CC}-0.5$	—	$V_{CC}+0.3$		
			$V_{CC}=2.5\text{ V to }5.5\text{ V}$	$V_{CC}-0.3$	—	$V_{CC}+0.3$		
		P00 to P07, P10 to P17, P20 to P27, P30 to P37, P40 to P47, P60 to P67, P70 to P77, P80 to P87	$V_{CC}=2.5\text{ V to }5.5\text{ V}$	$0.7 V_{CC}$	—	$V_{CC}+0.3$		
			$V_{CC}=2.5\text{ V to }5.5\text{ V}$	$0.8 V_{CC}$	—	$V_{CC}+0.3$		
		Csync		$0.7 V_{CC}$	—	$V_{CC}+0.3$		

Item	Symbol	Applicable Pins	Test Conditions	Values			Unit	Notes
				Min	Typ	Max		
Input low voltage	V_{IL}	MD0	$V_{CC}=2.5\text{ V to }5.5\text{ V}$	-0.3	—	0.1 V_{CC}	V	
		$\overline{RES}$, FWE, IC, IRQ0 to IRQ5		-0.3	—	0.2 V_{CC}		
			$V_{CC}=2.5\text{ V to }5.5\text{ V}$	-0.3	—	0.1 V_{CC}		
		SCK1, SI1, FTIA, FTIB, FTIC, FTID, TRIG, TMBI, $\overline{ADTRG}$		-0.3	—	0.2 V_{CC}		
		OSC1		-0.3	—	0.5		
			$V_{CC}=2.5\text{ V to }5.5\text{ V}$	-0.3	—	0.3		
		P00 to P07, P10 to P17, P20 to P27, P30 to P37, P40 to P47, P60 to P67, P70 to P77, P80 to P87		-0.3	—	0.3 V_{CC}		
			$V_{CC}=2.5\text{ V to }5.5\text{ V}$	-0.3	—	0.2 V_{CC}		
		Csync		-0.3	—	0.2 V_{CC}		

Item	Symbol	Applicable Pins	Test Conditions	Values			Unit	Notes
				Min	Typ	Max		
Output high voltage	V_{OH}	SO1, SCK1, PWM1, PWM2, PWM3, PWM4, PWM14, BUZZ, TMO, TMOW, FTOA, FTOB, PPG0 to PPG7, RP0 to RP7, RP8 to RPB, P10 to P17, P20 to P27, P30 to P37, P40 to P47, P60 to P67, P70 to P77, P80 to P87, SV1, SV2, R, G, B, YCO, YBO	$-I_{OH}=1.0\text{mA}$	$V_{CC}-1.0$	—	—	V	Reference value
			$-I_{OH}=0.5\text{mA}$	—	$V_{CC}-0.5$	—	V	
			$-I_{OH}=0.1\text{mA}$ $V_{CC}=2.5\text{V to }5.5\text{V}$	$V_{CC}-0.5$	—	—	V	
Output low voltage	V_{OL}	SO1, SCK1, PWM1, PWM2, PWM3, PWM4, PWM14, BUZZ, TMO, TMOW, FTOA, FTOB, PPG0 to PPG7, RP0 to RP7, RP8 to RPB, P10 to P17, P20 to P27, P30 to P37, P40 to P47, P70 to P77, P80 to P87, SV1, SV2, R, G, B, YCO, YBO	$I_{OL}=1.6\text{mA}$	—	—	0.6	V	
			$I_{OL}=0.4\text{mA}$ $V_{CC}=2.5\text{ V to }5.5\text{V}$	—	—	0.4	V	
		P60 to P67,	$I_{OL}=20\text{mA}$	—	—	1.5	V	
			$I_{OL}=1.6\text{mA}$	—	—	0.6	V	
			$I_{OL}=0.4\text{mA}$ $V_{CC}=2.5\text{ V to }5.5\text{V}$	—	—	0.4	V	

Item	Symbol	Applicable Pins	Test Conditions	Values			Unit	Notes
				Min	Typ	Max		
Input /output leakage current	I_{IL}	MD0, FWE	Vin=0.5 to Vcc-0.5V	—	—	1.0	μA	
		RES, IRQ0 to IRQ5, IC	Vin=0.5 to Vcc-0.5V	—	—	1.0		
		SCK1, SI1, SDA0, SCL0, SDA1, SCL1, FTIA, FTIB, FTIC, FTID, TRIG, TMBI, ADTRG	Vin=0.5 to Vcc-0.5V	—	—	1.0		
		OSC1	Vin=0.5 to Vcc-0.5V	—	—	1.0		
		P10 to P17, P20 to P27, P30 to P37, P40 to P47, P60 to P67, P70 to P77, P80 to P87,	Vin=0.5 to Vcc-0.5V	—	—	1.0		
		P00 to P07, AN8 to ANB	Vin=0.5 to AVcc-0.5V	—	—	1.0		
Pull-up MOS current	-Ip	P10 to P17, P20 to P27, P30 to P37	Vcc=5.0V, Vin=0V	50	—	300	μA	*2
Input capacity	Cin	All input pins except power supply pins P23, P24, P25, and P26, and analog pins	f _{in} =1 MHz, Vin=0V, Ta=25°C	—	—	15	pF	
		P23, P24, P25, P26	f _{in} =1 MHz, Vin=0V, Ta=25°C	—	—	20	pF	

Item	Symbol	Applicable Pins	Test Conditions	Values			Unit	Notes
				Min	Typ	Max		
Active mode current dissipation (CPU operating)	I _{OPE}	Vcc	Vcc=5V, f _{OSC} =10 MHz, High-speed mode	—	—	TBD	mA	* ³
			Vcc=5V, f _{OSC} =10 MHz, Medium-speed mode (1/64)	—	TBD	—	mA	Reference value
Active mode current dissipation (reset)	I _{RES}	Vcc	Vcc=5V, f _{OSC} =10 MHz	—	—	TBD	mA	* ³
Sleep mode current dissipation	I _{SLEEP}	Vcc	Vcc=5V, f _{OSC} =10 MHz, High-speed mode	—	—	TBD	mA	* ³
Subactive mode current dissipation	I _{SUB}	Vcc	Vcc=2.5V, 32kHz, With crystal oscillator (φ sub=φw/2)	—	—	TBD	μA	* ³
			Vcc=2.5V, 32kHz, With crystal oscillator (φ sub=φw/8)	—	TBD	—		Reference value* ³
Subsleep mode current dissipation	I _{SUBSLP}	Vcc	Vcc=2.5V, 32kHz, With crystal oscillator (φ sub=φw/2)	—	—	TBD	μA	* ³
			Vcc=2.5V, 32kHz, With crystal oscillator (φ sub=φw/8)	—	TBD	—		Reference value* ³

Item	Symbol	Applicable Pins	Test Conditions	Values			Unit	Notes
				Min	Typ	Max		
Watch mode current dissipation	I_{WATCH}	Vcc	Vcc=2.5V, 32kHz With crystal oscillator	—	—	TBD	μA	*3
			Vcc=5.0V, 32kHz With crystal oscillator	—	TBD	—	μA	Reference value*3
Standby mode current dissipation	I_{STBY}	Vcc	X1=V , 32kHz Without crystal oscillator	—	—	5	μA	*3
RAM data retaining voltage in standby mode	V_{STBY}			2.0			V	

- Notes:
1. Do not open the AVcc and Avss pin even when the A/D converter is not in use.
 2. Current value when the relevant bit of the pull-up MOS select register (PUR1 to PUR3) is set to 1.
 3. The current on the pull-up MOS or the output buffer excluded.

Table 30.3 Pin Status at Current Dissipation Measurement

Mode	RES pin	Internal State	Pin	Oscillator Pin
Active mode High-speed, medium-speed	Vcc	Operating	Vcc	Main clock: Crystal oscillator Sub clock: X1 pin = V _{CL}
Sleep mode High-speed, medium-speed	Vcc	Only CPU and servo circuits halted	Vcc	
Reset	Vss	Reset	Vcc	
Standby mode	Vcc	All circuits halted	Vcc	
Subactive mode	Vcc	Only CPU and timer A operating	Vcc	Main clock: Crystal oscillator Sub clock: Crystal oscillator
Subsleep mode	Vcc	Only timer A operating	Vcc	
Watch mode	Vcc	Only timer A operating	Vcc	

Table 30.4 Bus Drive Characteristics of HD6432199, HD6432198, HD6432197, and HD6432196

(Conditions: $V_{CC} = AV_{CC} = 4.0\text{ V}$ to 5.5 V , $V_{SS} = 0.0\text{ V}$, $T_a = -20$ to $+75^\circ\text{C}$)

Applicable pin: SCL0, SCL1, SDA0, SDA1

Item	Symbol	Applicable Pins	Test Conditions	Values			Unit	Notes
				Min	Typ	Max		
Schmitt trigger input	V_T^-	SCL0, SDA0, SCL1, SDA1		0.3Vcc	—	—	V	
	V_T^+			—	—	0.7Vcc	V	
	V_T^+			0.05Vcc	—	—	V	
	$-V_T^-$							
Input high level voltage	V_{IH}	SCL0, SDA0, SCL1, SDA1		0.7Vcc	—	Vcc+0.5	V	
Input low level voltage	V_{IL}	SCL0, SDA0, SCL1, SDA1		-0.5	—	0.3Vcc	V	
Output low level voltage	V_{OL}	SCL0, SDA0, SCL1, SDA1	$I_{OL}=8\text{mA}$	—	—	0.5	V	
			$I_{OL}=3\text{mA}$	—	—	0.4		
SCL and SDA output fall time	t_{of}	SCL0, SDA0, SCL1, SDA1		20+ 0.1Cb	—	250	ns	

30.2.2 Allowable Output Currents of HD6432199, HD6432198, HD6432197, and HD6432196

The specifications for the digital pins are shown below.

Table 30.5 Allowable Output Currents of HD6432199, HD6432198, HD6432197, and HD6432196

(Conditions: $V_{CC} = 2.5 \text{ V}$ to 5.5 V , $V_{SS} = 0.0 \text{ V}$, $T_a = -20$ to $+75^\circ\text{C}$)

Item	Symbol	Value	Unit	Notes
Allowable input current (to chip)	I_o	2	mA	1
Allowable input current (to chip)	I_o	22	mA	2
Allowable input current (to chip)	I_o	10	mA	3
Allowable output current (from chip)	$-I_o$	2	mA	4
Total allowable input current (to chip)	ΣI_o	80	mA	5
Total allowable output current (from chip)	$-\Sigma I_o$	50	mA	6

- Notes:
1. The allowable input current is the maximum value of the current flowing from each I/O pin to V_{SS} (except for port 6, SCL0, SDA0, SCL1 and SDA1).
 2. The allowable input current is the maximum value of the current flowing from each I/O pin to V_{SS} . This applies to port 6.
 3. The allowable input current is the maximum value of the current flowing from each I/O pin to V_{SS} . This applies to SCL0, SDA0, SCL1 and SDA1.
 4. The allowable output current is the maximum value of the current flowing from V_{CC} to each I/O pin.
 5. The total allowable input current is the sum of the currents flowing from all I/O pins to V_{SS} simultaneously.
 6. The total allowable output current is the sum of the currents flowing from V_{CC} to all I/O pins.

30.2.3 AC Characteristics of HD6432199, HD6432198, HD6432197, and HD6432196

Table 30.6 AC Characteristics of HD6432199, HD6432198, HD6432197, and HD6432196

– Preliminary –

(Conditions: $V_{CC} = AV_{CC} = 4.0 \text{ V}$ to 5.5 V , $V_{SS} = 0.0 \text{ V}$, $T_a = -20$ to $+75^\circ\text{C}$ unless otherwise specified.)

Item	Symbol	Applicable Pins	Test Conditions	Values			Unit	Notes
				Min	Typ	Max		
Clock oscillation frequency	f_{OSC}	OSC1, OSC2		8	—	10	MHz	
Clock cycle time	t_{cyc}	OSC1, OSC2		100	—	125	ns	Figure 30.1
Subclock oscillation frequency	f_X	X1, X2	$V_{CC} = 2.5 \text{ V}$ to 5.5 V	—	32.768	—	kHz	
Subclock cycle time	t_{subcyc}	X1, X2	$V_{CC} = 2.5 \text{ V}$ to 5.5 V	—	30.518	—	μs	Figure 30.2
Oscillation stabilization time	t_{tc}	OSC1, OSC2	Crystal oscillator	—	—	10	ms	
		X1, X2	32kHz crystal oscillator	—	—	2	s	
External clock high width	t_{CPH}	OSC1		40	—	—	ns	Figure 30.1
External clock low width	t_{CPL}	OSC1		40	—	—	ns	
External clock rise time	t_{CPr}	OSC1		—	—	10	ns	
External clock fall time	t_{CPf}	OSC1		—	—	10	ns	
External clock stabilization delay time	t_{DEXT}	OSC1		500	—	—	μs	Figure 30.3
Subclock input low level pulse width	t_{EXCLL}	X1	$V_{CC} = 2.5 \text{ V}$ to 5.5 V	—	15.26	—	μs	Figure 30.2
Subclock input high level pulse width	t_{EXCLH}	X1	$V_{CC} = 2.5 \text{ V}$ to 5.5 V	—	15.26	—	μs	
Subclock input rise time	t_{EXCLr}	X1	$V_{CC} = 2.5 \text{ V}$ to 5.5 V	—	—	10	ns	
Subclock input fall time	t_{EXCLf}	X1	$V_{CC} = 2.5 \text{ V}$ to 5.5 V	—	—	10	ns	

Item	Symbol	Applicable Pins	Test Conditions	Values			Unit	Figure
				Min	Typ	Max		
$\overline{\text{RES}}$ pin low level width	t_{REL}	$\overline{\text{RES}}$	$V_{\text{CC}} = 2.5 \text{ V to } 5.5 \text{ V}$	20	—	—	t_{cyc}	Figure 30.4
Input pin high level width	t_{IH}	$\overline{\text{IRQ0}}$ to $\overline{\text{IRQ5}}$, $\overline{\text{IC}}$, ADTRG , TMBI , FTIA , FTIB , FTIC , FTID , RPTRIG	$V_{\text{CC}} = 2.5 \text{ V to } 5.5 \text{ V}$	2	—	—	t_{cyc} t_{subcyc}	Figure 30.5
Input pin low level width	t_{IL}	$\overline{\text{IRQ0}}$ to $\overline{\text{IRQ5}}$, $\overline{\text{IC}}$, ADTRG , TMBI , FTIA , FTIB , FTIC , FTID , RPTRIG	$V_{\text{CC}} = 2.5 \text{ V to } 5.5 \text{ V}$	2	—	—	t_{cyc} t_{subcyc}	




Figure 30.1 System Clock Timing




Figure 30.2 Subclock Input Timing




Figure 30.3 External Clock Stabilization Delay Timing




Figure 30.4 Reset Input Timing




Figure 30.5 Input Timing

30.2.4 Serial Interface Timing of HD6432199, HD6432198, HD6432197, and HD6432196

Table 30.7 Serial Interface Timing of HD6432199, HD6432198, HD6432197, and HD6432196 – Preliminary –

(Conditions: Vcc = AVcc = 4.0 V to 5.5 V, Vss = 0.0 V, Ta = –20 to +75°C unless otherwise specified.)

Item	Symbol	Applicable Pins	Test Conditions	Values			Unit	Figure
				Min	Typ	Max		
Input clock cycle	t_{scyc}	SCK1	Asynchronization	4	—	—	t_{cyc}	Figure 30.6
			Clock synchronization	6	—	—		
Input clock pulse width	t_{SCKW}	SCK1		0.4	—	0.6	t_{scyc}	
Input clock rise time	t_{SCKr}	SCK1		—	—	1.5	t_{cyc}	
Input clock fall time	t_{SCKf}	SCK1		—	—	1.5	t_{cyc}	
Transmit data delay time (clock sync)	t_{TXD}	SO1		—	—	100	ns	Figure 30.7
Receive data setup time (clock sync)	t_{RXS}	SI1		100	—	—	ns	
Receive data hold time (clock sync)	t_{RXH}	SI1		100	—	—	ns	




Figure 30.6 SCK1 Clock Timing




Figure 30.7 SCI I/O Timing/Clock Synchronization Mode




Figure 30.8 Output Load Conditions

Table 30.8 I²C Bus Interface Timing of HD6432199, HD6432198, HD6432197, and HD6432196

(Conditions: V_{cc} = AV_{cc} = 4.0 V to 5.5 V, V_{ss} = 0.0 V, T_a = -20 to +75°C unless otherwise specified.)

Item	Symbol	Test Conditions	Values			Unit	Figure
			Min	Typ	Max		
SCL input cycle time	t _{SCL}		12	—	—	t _{cyc}	Figure 30.9
SCL input high pulse width	t _{SCLH}		3	—	—	t _{cyc}	
SCL input low pulse width	t _{SCLL}		5	—	—	t _{cyc}	
SCL, SDA input rise time	t _{sr}		—	—	7.5*	t _{cyc}	
SCL, SDA input fall time	t _{sf}		—	—	300	ns	
SCL, SDA input spike pulse removal time	t _{sp}		—	—	1	t _{cyc}	
SDA input bus free time	t _{BUF}		5	—	—	t _{cyc}	
Start condition input hold time	t _{STAS}		3	—	—	t _{cyc}	
Re-transmit start condition input setup time	t _{STAH}		3	—	—	t _{cyc}	
Stop condition input setup time	t _{STOS}		3	—	—	t _{cyc}	
Data input setup time	t _{SDAS}		0.5	—	—	t _{cyc}	
Data input hold time	t _{SDAH}		0	—	—	ns	
SCL, SDA capacity load	C _b		—	—	400	pF	

Note: Can also be set to 17.5 t_{cyc} depending on the selection of clock to be used by the I²C module.




Figure 30.9 I²C Bus Interface I/O Timing

30.2.5 A/D Converter Characteristics of HD6432199, HD6432198, HD6432197, and HD6432196

Table 30.9 A/D Converter Characteristics of HD6432199, HD6432198, HD6432197, and HD6432196

(Conditions: $V_{CC} = AV_{CC} = 4.0\text{ V}$ to 5.5 V , $V_{SS} = AV_{SS} = 0.0\text{ V}$, $T_a = -20$ to $+75^\circ\text{C}$ unless otherwise specified.)

Item	Symbol	Applicable Pins	Test Conditions	Values			Unit	Note
				Min	Typ	Max		
Analog power supply voltage	AV_{CC}	AV_{CC}		$V_{CC}-0.3$	V_{CC}	$V_{CC}+0.3$	V	
Analog input voltage	A_{VIN}	AN0 to AN7, AN8 to ANB		AV_{SS}	—	AV_{CC}	V	
Analog power supply current	A_{ICC}	AV_{CC}	$AV_{CC} = 5.0\text{V}$	—	—	2.0	mA	
	A_{ISTOP}	AV_{CC}	$V_{CC} = 2.5\text{ V}$ to 5.5 V At reset and in power-down mode	—	—	10	μA	
Analog input capacitance	C_{AIN}	AN0 to AN7, AN8 to ANB		—	—	30	pF	
Allowable signal source impedance	R_{AIN}	AN0 to AN7, AN8 to ANB		—	—	10	$k\Omega$	
Resolution				—	—	10	Bit	
Absolute accuracy			$V_{CC} = AV_{CC} = 5.0\text{ V}$	—	—	± 4	LSB	
			$V_{CC} = AV_{CC} = 4.0\text{ V}$ to 5.0 V	—	± 4	—	LSB	Reference value
Conversion time				13.4	—	26.6	μs	

Note: Do not open the AV_{CC} and AV_{SS} pin even when the A/D converter is not in use. Set $AV_{CC} = V_{CC}$ and $AV_{SS} = V_{SS}$.

30.2.6 Servo Section Electrical Characteristics of HD6432199, HD6432198, HD6432197, and HD6432196

Table 30.10 Servo Section Electrical Characteristics of HD6432199, HD6432198, HD6432197, and HD6432196 (reference values)

(Conditions: $V_{CC} = SV_{CC} = 5.0\text{ V}$, $V_{SS} = SV_{SS} = 0.0\text{ V}$, $T_a = 25^\circ\text{C}$ unless otherwise specified.)

Item	Symbol	Applicable Pins	Test Conditions	Reference Values			Unit	Note
				Min	Typ	Max		
PB-CTL input amplifier voltage gain		CTL (+)	CTLGR3 = 0, CTLRG2 = 0, CTLRG1 = 0, CTLRG0 = 0, f = 10kHz	33.0	35.0	37.0	dB	
			CTLGR3 = 0, CTLRG2 = 0, CTLRG1 = 0, CTLRG0 = 1, f = 10kHz	35.5	37.5	39.5		
			CTLGR3 = 0, CTLRG2 = 0, CTLRG1 = 1, CTLRG0 = 0, f = 10kHz	38.0	40.0	42.0		
			CTLGR3 = 0, CTLRG2 = 0, CTLRG1 = 1, CTLRG0 = 1, f = 10kHz	40.5	42.5	44.5		
			CTLGR3 = 0, CTLRG2 = 1, CTLRG1 = 0, CTLRG0 = 0, f = 10kHz	43.0	45.0	47.0		
			CTLGR3 = 0, CTLRG2 = 1, CTLRG1 = 0, CTLRG0 = 1, f = 10kHz	45.5	47.5	49.5		
			CTLGR3 = 0, CTLRG2 = 1, CTLRG1 = 1, CTLRG0 = 0, f = 10kHz	48.0	50.0	52.0		
			CTLGR3 = 0, CTLRG2 = 1, CTLRG1 = 1, CTLRG0 = 1, f = 10kHz	50.5	52.5	54.5		
			CTLGR3 = 1, CTLRG2 = 0, CTLRG1 = 0, CTLRG0 = 0, f = 10kHz	53.0	55.0	57.0		
			CTLGR3 = 1, CTLRG2 = 0, CTLRG1 = 0, CTLRG0 = 1, f = 10kHz	55.5	57.5	59.5		
			CTLGR3 = 1, CTLRG2 = 0, CTLRG1 = 1, CTLRG0 = 0, f = 10kHz	58.0	60.0	62.0		
			CTLGR3 = 1, CTLRG2 = 0, CTLRG1 = 1, CTLRG0 = 1, f = 10kHz	60.5	62.5	64.5		
			CTLGR3 = 1, CTLRG2 = 1, CTLRG1 = 0, CTLRG0 = 0, f = 10kHz	63.0	65.0	67.0		
			CTLGR3 = 1, CTLRG2 = 1, CTLRG1 = 0, CTLRG0 = 1, f = 10kHz	65.5	67.5	69.5		
			CTLGR3 = 1, CTLRG2 = 1, CTLRG1 = 1, CTLRG0 = 0, f = 10kHz	68.0	70.0	72.0		
			CTLGR3 = 1, CTLRG2 = 1, CTLRG1 = 1, CTLRG0 = 1, f = 10kHz	70.5	72.5	74.5		
PB-CTL Schmitt input	V+TH	CTLSMT (i)	AC coupling, C = 0.1 μF Typ (non pol)	—	250	—	mVp	
	V-TH		AC coupling, C = 0.1 μF Typ (non pol)	—	-250	—		
Analog switch ON resistance	REB	CTLFB		—	150	—	Ω	
REC-CTL output current	ICTL	CTL (+)	Series resistance = 0 Ω	—	12	—	mA	
		CTL (-)		—	12	—		
REC-CTL pin-to-pin resistance	RCTL			—	10	—	k Ω	
CTL reference output voltage		CTLREF		—	1/2 SV_{CC}	—	V	

Item	Symbol	Applicable Pins	Test Conditions	Reference Values			Unit	Note
				Min	Typ	Max		
CFG pin bias voltage		CFG		—	1/2 SV_{CC}	—	V	
CFG input level		CFG	AC coupling, $C = 1 \mu F$ Typ	1.0	—	—	V _{pp}	
CFG input impedance		CFG		—	10	—	k Ω	
CFG input threshold value	V+THCF	CFG	Rise threshold level	—	2.25	—	V	
	V-THCF		Fall threshold level	—	2.75	—		
DFG Schmitt input	V+THDF	DFG	Rising edge Schmitt level	—	1.95	—	V	
	V-THDF		Falling edge Schmitt level	—	1.85	—		
DPG Schmitt input	V+THDP	DPG	Rising edge Schmitt level	—	3.55	—	V	
	V-THDP		Falling edge Schmitt level	—	3.45	—		
3-level output voltage	V_{OH}	Vpulse	$-I_{OH} = 0.1 \text{ mA}$	4.0	—	—	V	
	V_{OM}		No load, $H_{iz} = 1$	—	2.5	—		
	V_{OL}		$I_{OL} = 0.1 \text{ mA}$	—	—	1.0		
3-level output pin divided voltage resistance		Vpulse		—	15	—	k Ω	
Digital input high level	V_{IH}	COMP, EXCTL, EXCAP, EXTTRG		0.8 V_{CC}	—	$V_{CC} + 0.3$	V	
Digital input low level	V_{IL}			-0.3	—	0.2 V_{CC}		
Digital output high level	V_{OH}	H.AmpSW, C.Rotary, VIDEOFF, AUDIOFF, DRMPWM, CAPPWM, SV1, SV2	$-I_{OH} = 1 \text{ mA}$	V_{CC} -1.0	—	—	V	
Digital output low level	V_{OL}		$I_{OL} = 1.6 \text{ mA}$	—	—	0.6		
Current dissipation	I_{CCSV}	SV _{CC}	At no load	—	5	10	mA	

30.2.7 OSD Electrical Characteristics of HD6432199, HD6432198, HD6432197, and HD6432196

Table 30.11 OSD Electrical Characteristics of HD6432199, HD6432198, HD6432197, and HD6432196 (Reference Value)

(Conditions: $V_{CC} = OV_{CC} = 5.0\text{ V}$, $V_{SS} = OV_{SS} = 0.0\text{ V}$, $T_a = 25^\circ\text{C}$ unless otherwise specified)

Item	Symbol	Applicable Pins	Test Conditions	Values			Unit	Note
				Min	Typ	Max		
Composite video input voltage	V_{CVIN}	C_{Vin1} C_{Vin2}	—		2		V_{PP}	
Clamp voltage	V_{CL1}	CV_{in1}	—	1.2	1.4	1.6	V	
	V_{CL2}	CV_{in2}	—	1.8	2	2.2		
C.Video gain	G_{CVC}	CV_{in1} CV_{out}	At chroma-through $f = 3.58\text{ MHz}$ $V_{IN} = 500\text{ mVpp}$	-3	-2	0	dB	
Pedestal bias	V_{PED}	CV_{out}			45		IRE	* ¹
Color burst bias	V_{BST}				40		IRE	* ¹
Background bias	Black, blue, green, cyan, red, magenta, yellow, white	V_{BL1}			10		IRE	* ²
		V_{BL2}			30			
		V_{BL3}			50			
		V_{BL4}			70			
Cursor bias	Black	V_{KBL1}			0		IRE	* ²
		V_{KBL2}			25			
	Blue, green, cyan, red, magenta, yellow	V_{KOL1}			25			
		V_{KOL2}			45			
	White	V_{KCL1}			45			
		V_{KCL2}			55			

Item		Symbol	Applicable Pins	Test Conditions	Values			Unit	Note
					Min	Typ	Max		
Character bias	Black	V_{CBL1}	CV_{out}			0		IRE	* ²
		V_{CBL2}				10			
		V_{CBL3}				20			
		V_{CBL4}				30			
	Blue, green, cyan, red, magenta, yellow	V_{COL1}				25			
		V_{COL2}				45			
		V_{COL3}				55			
		V_{COL4}				65			
	White	V_{CCL1}				45			
		V_{CCL2}				70			
		V_{CCL3}				80			
		V_{CCL4}				90			
Edge brightness level		V_{EDG1}				0		IRE	* ²
		V_{EDG2}				90		IRE	
Button brightness level		V_{BTN1}				15		IRE	* ²
		V_{BTN2}				75			
Color burst chroma amplitude		V_{BSTA}				40		IRE	
Chroma amplitude (background, cursor, character)	Blue, green, cyan, red, magenta, yellow	V_{CRA1}				60		IRE	
		V_{CRA2}				80			
Chroma hue angle (background, cursor, character) (NTSC)	Colorburst	ϕ_{BSTN}				0		rad	* ³
	Blue	ϕ_{BLUN}				π			
	Green	ϕ_{GRNN}				$7\pi/4$			
	Cyan	ϕ_{CYNN}				$3\pi/2$			
	Red	ϕ_{REDN}				$\pi/2$			
	Magenta	ϕ_{MZTN}				$3\pi/4$			
	Yellow	ϕ_{YETN}				0			

Item	Symbol	Applicable Pins	Test Conditions	Values			Unit	Note
				Min	Typ	Max		
Chroma hue angle (background, cursor, character) (PAL)	Colorburst	ϕ BSTP	CVout		$\pm \pi/4$		rad	* ³
	Blue	ϕ BLUP			$\pm \pi$			
	Green	ϕ GRNP			$\pm 7\pi/4$			
	Cyan	ϕ CYNP			$\pm 3\pi/2$			
	Red	ϕ REDP			$\pm \pi/2$			
	Magenta	ϕ MZTP			$\pm 3\pi/4$			
	Yellow	ϕ YELP			0			
Csync separation comparator	CCMP1	CVin2		—	5	—	IRE	* ¹
	CCMP2			—	10	—		
	CCMP3			—	15	—		
	CCMP4			—	20	—		
EDS separation comparator	ECMP1	CVin2		—	0	—	IRE	* ²
	ECMP2			—	5	—		
	ECMP3			—	15	—		
	ECMP4			—	20	—		
	ECMP5			—	25	—		
	ECMP6			—	35	—		
	ECMP7			—	40	—		
Input high level	$V_{IH\perp}$	Csync/Hsync		0.85	—	OVcc	V	
		V_{LPF}/V_{sync}		OVcc		+0.3		
	V_{IHT}			0.7	—	OVcc	V	
				OVcc		+0.3		
Input low level	$V_{IL\perp}$	Csync/Hsync		−0.3	—	0.3	V	
		V_{LPF}/V_{sync}				OVcc		
	V_{ILT}			−0.3	—	0.15	V	
						OVcc		
Output high level	V_{OH}	Csync/Hsync	$-I_{OH}=0.4\text{mA}$	OVcc	—	—	V	
				−1.4				
Output low level	V_{OL}	Csync/Hsync	$I_{OL}=0.4\text{mA}$	—	—	1.4	V	

Item	Symbol	Applicable Pins	Test Conditions	Values			Unit	Note
				Min	Typ	Max		
Oscillation stabilizing time	t_{rc}	4/2fscin 4/2fscout	Crystal oscillator	—	—	40	ms	
Oscillating frequency	4_{fsc}	4/2fscin 4/2fscout	M/NTSC	—	14.31818	—	MHz	
			B,G,H/PAL I/PAL D,K/PAL 4.43-NTSC B,G,H/SECAM L/SECAM D,K,K1/SECAM	—	17.734475 (17.734476)	—	MHz	
			N/PAL	—	14.328225	—	MHz	
			M/PAL	—	14.30244596	—	MHz	
	2_{fsc}	4/2fscin 4/2fscout	M/NTSC	—	7.15909	—	MHz	
			B,G,H/PAL I/PAL D,K/PAL 4.43-NTSC B,G,H/SECAM L/SECAM D,K,K2/SECAM	—	8.8672375 (8.867238)	—	MHz	
			N/PAL	—	7.1641125	—	MHz	
			M/PAL	—	7.15122298	—	MHz	
External clock input level	V_{fsc}	4/2fscin 4/2fscout	AC coupling C=1 μ F typ	0.3	—	Vcc+0.3	Vpp	
	V_{IH}	4/2fscin		0.7Vcc	—	Vcc+0.3	V	
	V_{IL}			−0.3	—	0.3Vcc		
External clock duty		4/2fscin 4/2fscout		47	50	53	%	
AFC reference clock (dot clock)	AFC_{OSC}	AFC_{OSC}	LC oscillation	6.3	9	11.7	MHz	
				4.9	7	9.1		
Current dissipation	I_{CCOSD}	OVcc	At no signal	—	TBD	—	mA	

- Notes:
- IRE: Units for video amplitude; 0.714 V video level is specified as 100 IRE
 - 4fsc and 2fsc must be adjusted within ± 30 ppm, including temperature dependency.
1. Bias from the sync tip clamp level (reference value after −6 dB).
 2. Bias from the pedestal level (reference value after −6 dB).
 3. At 4fsc input.

30.3 Electrical Characteristics of HD64F2199

30.3.1 DC Characteristics of HD64F2199

Table 30.12 DC Characteristics of HD64F2199

(Conditions: $V_{CC} = AV_{CC} = 4.0 \text{ V}$ to 5.5 V^{*1} , $V_{SS} = 0.0 \text{ V}$, $T_a = -20$ to $+75^{\circ}\text{C}$ unless otherwise specified.)

Item	Symbol	Applicable Pins	Test Conditions	Values			Unit	Notes
				Min	Typ	Max		
Input high voltage	V_{IH}	MD0	$V_{CC}=2.7 \text{ V}$ to 5.5 V	$0.9 V_{CC}$	—	$V_{CC}+0.3$	V	
		$\overline{RES}$, FWE, IC, IRQ0 to IRQ5		$0.8 V_{CC}$	—	$V_{CC}+0.3$		
			$V_{CC}=2.7 \text{ V}$ to 5.5 V	$0.9 V_{CC}$	—	$V_{CC}+0.3$		
		SCK1, SI1, FTIA, FTIB, FTIC, FTID, TRIG, TMBI, $\overline{ADTRG}$		$0.8 V_{CC}$	—	$V_{CC}+0.3$		
		OSC1		$V_{CC}-0.5$	—	$V_{CC}+0.3$		
			$V_{CC}=2.7 \text{ V}$ to 5.5 V	$V_{CC}-0.3$	—	$V_{CC}+0.3$		
		P00 to P07, P10 to P17, P20 to P27, P30 to P37, P40 to P47, P60 to P67, P70 to P77, P80 to P87	$V_{CC}=2.7 \text{ V}$ to 5.5 V	$0.8 V_{CC}$	—	$V_{CC}+0.3$		
		Csync		$0.7 V_{CC}$	—	$V_{CC}+0.3$		

Item	Symbol	Applicable Pins	Test Conditions	Values			Unit	Notes
				Min	Typ	Max		
Input low voltage	V_{IL}	MD0	$V_{CC}=2.7\text{ V to }5.5$	-0.3	—	0.1 V_{CC}	V	
		$\overline{RES}$, FWE, IC, IRQ0 to IRQ5		-0.3	—	0.2 V_{CC}		
			$V_{CC}=2.7\text{ V to }5.5$	-0.3	—	0.1 V_{CC}		
		SCK1, SI1, FTIA, FTIB, FTIC, FTID, TRIG, TMBI, $\overline{ADTRG}$		-0.3	—	0.2 V_{CC}		
		OSC1		-0.3	—	0.5		
			$V_{CC}=2.7\text{ V to }5.5$	-0.3	—	0.3		
		P00 to P07, P10 to P17, P20 to P27, P30 to P37, P40 to P47, P60 to P67, P70 to P77, P80 to P87		-0.3	—	0.3 V_{CC}		
			$V_{CC}=2.7\text{ V to }5.5$	-0.3	—	0.2 V_{CC}		
		Csync		-0.3	—	0.2 V_{CC}		

Item	Symbol	Applicable Pins	Test Conditions	Values			Unit	Notes
				Min	Typ	Max		
Output high voltage	V_{OH}	SO1, SCK1, PWM1, PWM2, PWM3, PWM4, PWM14, BUZZ, TMO, TMOW, FTOA, FTOB, PPG0 to PPG7, RP0 to RP7, RP8 to RPB, P10 to P17, P20 to P27, P30 to P37, P40 to P47, P60 to P67, P70 to P77, P80 to P87, SV1, SV2, R, G, B, YCO, YBO	$-I_{OH}=1.0\text{mA}$	$V_{CC}-1.0$	—	—	V	Reference value
			$-I_{OH}=0.5\text{mA}$	—	$V_{CC}-0.5$	—	V	
			$-I_{OH}=0.1\text{mA}$ $V_{CC}=2.7\text{ V to }5.5\text{V}$	$V_{CC}-0.5$	—	—	V	
Output low voltage	V_{OL}	SO1, SCK1, PWM1, PWM2, PWM3, PWM4, PWM14, BUZZ, TMO, TMOW, FTOA, FTOB, PPG0 to PPG7, RP0 to RP7, RP8 to RPB, P10 to P17, P20 to P27, P30 to P37, P40 to P47, P70 to P77, P80 to P87, SV1, SV2, R, G, B, YCO, YBO	$I_{OL}=1.6\text{mA}$	—	—	0.6	V	
			$I_{OL}=0.4\text{mA}$ $V_{CC}=2.7\text{ V to }5.5\text{V}$	—	—	0.4	V	
		P60 to P67,	$I_{OL}=20\text{mA}$	—	—	1.5	V	
			$I_{OL}=1.6\text{mA}$	—	—	0.6	V	
			$I_{OL}=0.4\text{mA}$ $V_{CC}=2.7\text{ V to }5.5\text{V}$	—	—	0.4	V	

Item	Symbol	Applicable Pins	Test Conditions	Values			Unit	Notes
				Min	Typ	Max		
Input /output leakage current	I_{IL}	MD0, FWE	Vin=0.5 to Vcc-0.5V	—	—	1.0	μA	
		RES, IRQ0 to IRQ5, IC	Vin=0.5 to Vcc-0.5V	—	—	1.0		
		SCK1, SI1, SDA0, SCL0, SDA1, SCL1, FTIA, FTIB, FTIC, FTID, TRIG, TMBI, ADTRG	Vin=0.5 to Vcc-0.5V	—	—	1.0		
		OSC1	Vin=0.5 to Vcc-0.5V	—	—	1.0		
		P10 to P17, P20 to P27, P30 to P37, P40 to P47, P60 to P67, P70 to P77, P80 to P87,	Vin=0.5 to Vcc-0.5V	—	—	1.0		
		P00 to P07, AN8 to ANB	Vin=0.5 to AVcc-0.5V	—	—	1.0		
Pull-up MOS current	-Ip	P10 to P17, P20 to P27, P30 to P37	Vcc=5.0V, Vin=0V	50	—	300	μA	*2
Input capacity	Cin	All input pins except power supply pins P23, P24, P25, and P26, and analog pins	f _{in} =1 MHz, Vin=0V, Ta=25°C	—	—	15	pF	
		P23, P24, P25, P26	f _{in} =1 MHz, Vin=0V, Ta=25°C	—	—	20	pF	

Item	Symbol	Applicable Pins	Test Conditions	Values			Unit	Notes
				Min	Typ	Max		
Active mode current dissipation (CPU operating)	I _{OPE}	Vcc	Vcc=5V, f _{OSC} =10 MHz, High-speed mode	—	—	TBD	mA	* ³
			Vcc=5V, f _{OSC} =10 MHz, Medium-speed mode (1/64)	—	TBD	—	mA	Reference value
Active mode current dissipation (reset)	I _{RES}	Vcc	Vcc=5V, f _{OSC} =10 MHz	—	—	TBD	mA	* ³
Sleep mode current dissipation	I _{SLEEP}	Vcc	Vcc=5V, f _{OSC} =10 MHz, High-speed mode	—	—	TBD	mA	* ³
Subactive mode current dissipation	I _{SUB}	Vcc	Vcc=2.7V, 32kHz, With crystal oscillator (φ sub=φw/2)	—	—	TBD	μA	* ³
			Vcc=2.7V, 32kHz, With crystal oscillator (φ sub=φw/8)	—	TBD	—		Reference value* ³
Subsleep mode current dissipation	I _{SUBSLP}	Vcc	Vcc=2.7V, 32kHz, With crystal oscillator (φ sub=φw/2)	—	—	TBD	μA	* ³
			Vcc=2.7V, 32kHz, With crystal oscillator (φ sub=φw/8)	—	TBD	—		Reference value* ³

Item	Symbol	Applicable Pins	Test Conditions	Values			Unit	Notes
				Min	Typ	Max		
Watch mode current dissipation	I_{WATCH}	Vcc	Vcc=2.7V, 32kHz With crystal oscillator	—	—	TBD	μA	*3
			Vcc=5.0V, 32kHz With crystal oscillator	—	TBD	—	μA	Reference value*3
Standby mode current dissipation	I_{STBY}	Vcc	X1=V , 32kHz Without crystal oscillator	—	—	5	μA	*3
RAM data retaining voltage in standby mode	V_{STBY}			2.0			V	

- Notes: 1. Do not open the AVcc and AVss pin even when the A/D converter is not in use.
2. Current value when the relevant bit of the pull-up MOS select register (PUR1 to PUR3) is set to 1.
3. The current on the pull-up MOS or the output buffer excluded.

Table 30.13 Pin Status at Current Dissipation Measurement

Mode	RES pin	Internal State	Pin	Oscillator Pin
Active mode High-speed, medium-speed	Vcc	Operating	Vcc	Main clock: Crystal oscillator Sub clock: X1 pin = V _{CL}
Sleep mode High-speed, medium-speed	Vcc	Only CPU and servo circuits halted	Vcc	
Reset	Vss	Reset	Vcc	
Standby mode	Vcc	All circuits halted	Vcc	
Subactive mode	Vcc	CPU and timer A operating	Vcc	Main clock: Crystal oscillator Sub clock: Crystal oscillator
Subsleep mode	Vcc	Timer A operating	Vcc	
Watch mode	Vcc	Timer A operating	Vcc	

Table 30.14 Bus Drive Characteristics of HD64F2199(Conditions: $V_{CC} = AV_{CC} = 4.0\text{ V}$ to 5.5 V , $V_{SS} = 0.0\text{ V}$, $T_a = -20$ to $+75^\circ\text{C}$.)

Applicable pin: SCL0, SCL1, SDA0, SDA1

Item	Symbol	Applicable Pins	Test Conditions	Values			Unit	Notes
				Min	Typ	Max		
Schmitt trigger input	V_T^-	SCL0, SDA0,		0.3Vcc	—	—	V	
	V_T^+	SCL1, SDA1		—	—	0.7Vcc	V	
	V_T^+			0.05Vcc	—	—	V	
	$-V_T^-$							
Input high level voltage	V_{IH}	SCL0, SDA0, SCL1, SDA1		0.7Vcc	—	Vcc+0.5	V	
Input low level voltage	V_{IL}	SCL0, SDA0, SCL1, SDA1		-0.5	—	0.3Vcc	V	
Output low level voltage	V_{OL}	SCL0, SDA0, SCL1, SDA1	$I_{OL}=8\text{mA}$	—	—	0.5	V	
			$I_{OL}=3\text{mA}$	—	—	0.4		
SCL and SDA output fall time	t_{of}	SCL0, SDA0, SCL1, SDA1		20+ 0.1Cb	—	250	ns	

30.3.2 Allowable Output Currents of HD64F2199

The specifications for the digital pins are shown below.

Table 30.15 Allowable Output Currents of HD64F2199

(Conditions: $V_{CC} = 2.7\text{ V}$ to 5.5 V , $V_{SS} = 0.0\text{ V}$, $T_a = -20$ to $+75^\circ\text{C}$)

Item	Symbol	Value	Unit	Notes
Allowable input current (to chip)	I_o	2	mA	* ¹
Allowable input current (to chip)	I_o	22	mA	* ²
Allowable input current (to chip)	I_o	10	mA	* ³
Allowable output current (from chip)	$-I_o$	2	mA	* ⁴
Total allowable input current (to chip)	ΣI_o	80	mA	* ⁵
Total allowable output current (from chip)	$-\Sigma I_o$	50	mA	* ⁶

- Notes:
1. The allowable input current is the maximum value of the current flowing from each I/O pin to V_{SS} (except for port 6, SCL0, SDA0, SCL1 and SDA1).
 2. The allowable input current is the maximum value of the current flowing from each I/O pin to V_{SS} . This applies to port 6.
 3. The allowable input current is the maximum value of the current flowing from each I/O pin to V_{SS} . This applies to SCL0, SDA0, SCL1 and SDA1.
 4. The allowable output current is the maximum value of the current flowing from V_{CC} to each I/O pin.
 5. The total allowable input current is the sum of the currents flowing from all I/O pins to V_{SS} simultaneously.
 6. The total allowable output current is the sum of the currents flowing from V_{CC} to all I/O pins.

30.3.3 AC Characteristics of HD64F2199

Table 30.16 AC Characteristics of HD64F2199

(Conditions: $V_{CC} = AV_{CC} = 4.0\text{ V}$ to 5.5 V , $V_{SS} = 0.0\text{ V}$, $T_a = -20$ to $+75^\circ\text{C}$ unless otherwise specified.)

Item	Symbol	Applicable Pins	Test Conditions	Values			Unit	Notes
				Min	Typ	Max		
Clock oscillation frequency	f_{OSC}	OSC1, OSC2		8	—	10	MHz	
Clock cycle time	t_{cyc}	OSC1, OSC2		100	—	125	ns	Figure 30.10
Subclock oscillation frequency	f_x	X1, X2	$V_{CC} = 2.7\text{ V}$ to 5.5 V	—	32.768	—	kHz	
Subclock cycle time	t_{subcyc}	X1, X2	$V_{CC} = 2.7\text{ V}$ to 5.5 V	—	30.518	—	μs	Figure 30.11
Oscillation stabilization time	t_{tc}	OSC1, OSC2	Crystal oscillator	—	—	10	ms	
		X1, X2	32kHz crystal oscillator	—	—	2	s	
External clock high width	t_{CPH}	OSC1		40	—	—	ns	Figure 30.10
External clock low width	t_{CPL}	OSC1		40	—	—	ns	
External clock rise time	t_{CPr}	OSC1		—	—	10	ns	
External clock fall time	t_{CPf}	OSC1		—	—	10	ns	
External clock stabilization delay time	t_{DEXT}	OSC1		500	—	—	μs	Figure 30.12
Subclock input low level pulse width	t_{EXCLL}	X1	$V_{CC} = 2.7\text{ V}$ to 5.5 V	—	15.26	—	μs	Figure 30.11
Subclock input high level pulse width	t_{EXCLH}	X1	$V_{CC} = 2.7\text{ V}$ to 5.5 V	—	15.26	—	μs	
Subclock input rise time	t_{EXCLr}	X1	$V_{CC} = 2.7\text{ V}$ to 5.5 V	—	—	10	ns	
Subclock input fall time	t_{EXCLf}	X1	$V_{CC} = 2.7\text{ V}$ to 5.5 V	—	—	10	ns	

Item	Symbol	Applicable Pins	Test Conditions	Values			Unit	Figure
				Min	Typ	Max		
$\overline{\text{RES}}$ pin low level width	t_{REL}	$\overline{\text{RES}}$	$V_{\text{CC}} = 2.7 \text{ V to } 5.5 \text{ V}$	20	—	—	t_{cyc}	Figure 30.13
Input pin high level width	t_{IH}	$\overline{\text{IRQ0}}$ to $\overline{\text{IRQ5}}$, $\overline{\text{IC}}$, ADTRG , TMBI , FTIA , FTIB , FTIC , FTID , RPTRIG	$V_{\text{CC}} = 2.7 \text{ V to } 5.5 \text{ V}$	2	—	—	t_{cyc} t_{subcyc}	Figure 30.14
Input pin low level width	t_{IL}	$\overline{\text{IRQ0}}$ to $\overline{\text{IRQ5}}$, $\overline{\text{IC}}$, ADTRG , TMBI , FTIA , FTIB , FTIC , FTID , RPTRIG	$V_{\text{CC}} = 2.7 \text{ V to } 5.5 \text{ V}$	2	—	—	t_{cyc} t_{subcyc}	




Figure 30.10 System Clock Timing




Figure 30.11 Subclock Input Timing




Figure 30.12 External Clock Stabilization Delay Timing




Figure 30.13 Reset Input Timing




Figure 30.14 Input Timing

30.3.4 Serial Interface Timing of HD64F2199

Table 30.17 Serial Interface Timing of HD64F2199

(Conditions: Vcc = AVcc = 4.0 V to 5.5 V, Vss = 0.0 V, Ta = -20 to +75°C unless otherwise specified.)

Item	Symbol	Applicable Pins	Test Conditions	Values			Unit	Figure
				Min	Typ	Max		
Input clock cycle	t_{scyc}	SCK1	Asynchroniza- tion	4	—	—	t_{cyc}	Figure 30.15
			Clock synchronization	6	—	—		
Input clock pulse width	t_{SCKW}	SCK1		0.4	—	0.6	t_{scyc}	
Input clock rise time	t_{SCKr}	SCK1		—	—	1.5	t_{cyc}	
Input clock fall time	t_{SCKf}	SCK1		—	—	1.5	t_{cyc}	
Transmit data delay time (clock sync)	t_{TXD}	SO1		—	—	100	ns	Figure 30.16
Receive data setup time (clock sync)	t_{RXS}	SI1		100	—	—	ns	
Receive data hold time (clock sync)	t_{RXH}	SI1		100	—	—	ns	




Figure 30.15 SCK1 Clock Timing




Figure 30.16 SCI I/O Timing/Clock Synchronization Mode




Figure 30.17 Output Load Conditions

Table 30.18 I²C Bus Interface Timing of HD64F2199

(Conditions: V_{CC} = AV_{CC} = 4.0 V to 5.5 V, V_{SS} = 0.0 V, T_a = –20 to +75°C unless otherwise specified.)

Item	Symbol	Test Conditions	Values			Unit	Figure
			Min	Typ	Max		
SCL input cycle time	t _{SCL}		12	—	—	t _{cyc}	Figure 30.18
SCL input high pulse width	t _{SCLH}		3	—	—	t _{cyc}	
SCL input low pulse width	t _{SCLL}		5	—	—	t _{cyc}	
SCL, SDA input rise time	t _{sr}		—	—	7.5*	t _{cyc}	
SCL, SDA input fall time	t _{sf}		—	—	300	ns	
SCL, SDA input spike pulse removal time	t _{sp}		—	—	1	t _{cyc}	
SDA input bus free time	t _{BUF}		5	—	—	t _{cyc}	
Start condition input hold time	t _{STAS}		3	—	—	t _{cyc}	
Re-transmit start condition input setup time	t _{STAH}		3	—	—	t _{cyc}	
Stop condition input setup time	t _{STOS}		3	—	—	t _{cyc}	
Data input setup time	t _{SDAS}		0.5	—	—	t _{cyc}	
Data input hold time	t _{SDAH}		0	—	—	ns	
SCL, SDA capacity load	C _b		—	—	400	pF	

Note: Can also be set to 17.5 t_{cyc} depending on the selection of clock to be used by the I²C module.




Figure 30.18 I²C Bus Interface I/O Timing

30.3.5 A/D Converter Characteristics of HD64F2199

Table 30.19 A/D Converter Characteristics of HD64F2199

(Conditions: $V_{CC} = AV_{CC} = 4.0\text{ V}$ to 5.5 V , $V_{SS} = AV_{SS} = 0.0\text{ V}$, $T_a = -20$ to $+75^\circ\text{C}$ unless otherwise specified.)

Item	Symbol	Applicable Pins	Test Conditions	Values			Unit	Note
				Min	Typ	Max		
Analog power supply voltage	AV_{CC}	AV_{CC}		$V_{CC}-0.3$	V_{CC}	$V_{CC}+0.3$	V	
Analog input voltage	A_{VIN}	AN0 to AN7, AN8 to ANB		AV_{SS}	—	AV_{CC}	V	
Analog power supply current	A_{ICC}	AV_{CC}	$AV_{CC} = 5.0\text{V}$	—	—	2.0	mA	
	A_{ISTOP}	AV_{CC}	$V_{CC} = 2.7\text{ V}$ to 5.5 V At reset and in power-down mode	—	—	10	μA	
Analog input capacitance	C_{AIN}	AN0 to AN7, AN8 to ANB		—	—	30	pF	
Allowable signal source impedance	R_{AIN}	AN0 to AN7, AN8 to ANB		—	—	10	$k\Omega$	
Resolution				—	—	10	Bit	
Absolute accuracy			$V_{CC} = AV_{CC} = 5.0\text{ V}$	—	—	± 4	LSB	
			$V_{CC} = AV_{CC} = 4.0\text{ V}$ to 5.0 V	—	± 4	—	LSB	Reference value
Conversion time				13.4	—	26.6	μs	

Note: Do not open the AV_{CC} and AV_{SS} pin even when the A/D converter is not in use. Set $AV_{CC} = V_{CC}$ and $AV_{SS} = V_{SS}$.

30.3.6 Servo Section Electrical Characteristics of HD64F2199

Table 30.20 Servo Section Electrical Characteristics of HD64F2199 (reference values)

(Conditions: $V_{CC} = SV_{CC} = 5.0\text{ V}$, $V_{SS} = SV_{SS} = 0.0\text{ V}$, $T_a = 25^\circ\text{C}$ unless otherwise specified.)

Item	Symbol	Applicable Pins	Test Conditions	Reference Values			Unit	Note
				Min	Typ	Max		
PB-CTL input amplifier voltage gain		CTL (+)	CTLGR3 = 0, CTLRG2 = 0, CTLRG1 = 0, CTLRG0 = 0, $f = 10\text{kHz}$	33.0	35.0	37.0	dB	
			CTLGR3 = 0, CTLRG2 = 0, CTLRG1 = 0, CTLRG0 = 1, $f = 10\text{kHz}$	35.5	37.5	39.5		
			CTLGR3 = 0, CTLRG2 = 0, CTLRG1 = 1, CTLRG0 = 0, $f = 10\text{kHz}$	38.0	40.0	42.0		
			CTLGR3 = 0, CTLRG2 = 0, CTLRG1 = 1, CTLRG0 = 1, $f = 10\text{kHz}$	40.5	42.5	44.5		
			CTLGR3 = 0, CTLRG2 = 1, CTLRG1 = 0, CTLRG0 = 0, $f = 10\text{kHz}$	43.0	45.0	47.0		
			CTLGR3 = 0, CTLRG2 = 1, CTLRG1 = 0, CTLRG0 = 1, $f = 10\text{kHz}$	45.5	47.5	49.5		
			CTLGR3 = 0, CTLRG2 = 1, CTLRG1 = 1, CTLRG0 = 0, $f = 10\text{kHz}$	48.0	50.0	52.0		
			CTLGR3 = 0, CTLRG2 = 1, CTLRG1 = 1, CTLRG0 = 1, $f = 10\text{kHz}$	50.5	52.5	54.5		
			CTLGR3 = 1, CTLRG2 = 0, CTLRG1 = 0, CTLRG0 = 0, $f = 10\text{kHz}$	53.0	55.0	57.0		
			CTLGR3 = 1, CTLRG2 = 0, CTLRG1 = 0, CTLRG0 = 1, $f = 10\text{kHz}$	55.5	57.5	59.5		
			CTLGR3 = 1, CTLRG2 = 0, CTLRG1 = 1, CTLRG0 = 0, $f = 10\text{kHz}$	58.0	60.0	62.0		
			CTLGR3 = 1, CTLRG2 = 0, CTLRG1 = 1, CTLRG0 = 1, $f = 10\text{kHz}$	60.5	62.5	64.5		
			CTLGR3 = 1, CTLRG2 = 1, CTLRG1 = 0, CTLRG0 = 0, $f = 10\text{kHz}$	63.0	65.0	67.0		
			CTLGR3 = 1, CTLRG2 = 1, CTLRG1 = 0, CTLRG0 = 1, $f = 10\text{kHz}$	65.5	67.5	69.5		
			CTLGR3 = 1, CTLRG2 = 1, CTLRG1 = 1, CTLRG0 = 0, $f = 10\text{kHz}$	68.0	70.0	72.0		
			CTLGR3 = 1, CTLRG2 = 1, CTLRG1 = 1, CTLRG0 = 1, $f = 10\text{kHz}$	70.5	72.5	74.5		
PB-CTL Schmitt input	V+TH	CTLSMT (i)	AC coupling, $C = 0.1\text{ }\mu\text{F}$ Typ (non pol)	—	250	—	mVp	
	V-TH		AC coupling, $C = 0.1\text{ }\mu\text{F}$ Typ (non pol)	—	-250	—		
Analogue switch ON resistance	REB	CTLFB		—	150	—	Ω	
REC-CTL output current	ICTL	CTL (+)	Series resistance = $0\text{ }\Omega$	—	12	—	mA	
		CTL (-)		—	12	—		
REC-CTL pin-to-pin resistance	RCTL			—	10	—	k Ω	
CTL reference output voltage		CTLREF		—	1/2 SV_{CC}	—	V	

Item	Symbol	Applicable Pins	Test Conditions	Reference Values			Unit	Note
				Min	Typ	Max		
CFG pin bias voltage		CFG		—	1/2 SV _{CC}	—	V	
CFG input level		CFG	AC coupling, C = 1 μF Typ	1.0	—	—	V _{pp}	
CFG input impedance		CFG		—	10	—	kΩ	
CFG input threshold value	V+THCF	CFG	Rise threshold level	—	2.25	—	V	
	V-THCF		Fall threshold level	—	2.75	—		
DFG Schmitt input	V+THDF	DFG	Rising edge Schmitt level	—	1.95	—	V	
	V-THDF		Falling edge Schmitt level	—	1.85	—		
DPG Schmitt input	V+THDP	DPG	Rising edge Schmitt level	—	3.55	—	V	
	V-THDP		Falling edge Schmitt level	—	3.45	—		
3-level output voltage	V _{OH}	Vpulse	-I _{OH} = 0.1 mA	4.0	—	—	V	
	V _{OM}		No load, Hiz = 1	—	2.5	—		
	V _{OL}		I _{OL} = 0.1 mA	—	—	1.0		
3-level output pin divided voltage resistance		Vpulse		—	15	—	kΩ	
Digital input high level	V _{IH}	COMP, EXCTL, EXCAP, EXTTRG		0.8 V _{CC}	—	V _{CC} + 0.3	V	
Digital input low level	V _{IL}			-0.3	—	0.2 V _{CC}		
Digital output high level	V _{OH}	H.AmpSW, C.Rotary, VIDEOFF, AUDIOFF, DRMPWM, CAPPWM, SV1, SV2	-I _{OH} = 1 mA	V _{CC} -1.0	—	—	V	
Digital output low level	V _{OL}		I _{OL} = 1.6 mA	—	—	0.6		
Current dissipation	I _{CCSV}	SV _{CC}	At no load	—	5	10	mA	

30.3.7 OSD Electrical Characteristics of HD64F2199

Table 30.21 OSD Electrical Characteristics of HD64F2199 (Reference Value)

(Conditions: $V_{CC} = OV_{CC} = 5.0\text{ V}$, $V_{SS} = OV_{SS} = 0.0\text{ V}$, $T_a = 25^\circ\text{C}$ unless otherwise specified)

Item	Symbol	Applicable Pins	Test Conditions	Values			Unit	Note
				Min	Typ	Max		
Composite video input voltage	V_{CVIN}	C_{Vin1} C_{Vin2}	—		2		V_{PP}	
Clamp voltage	V_{CL1}	CV_{in1}	—	1.2	1.4	1.6	V	
	V_{CL2}	CV_{in2}	—	1.8	2	2.2		
C.Video gain	G_{CVC}	CV_{in1} CV_{out}	At chroma-through $f = 3.58\text{ MHz}$ $V_{IN} = 500\text{ mVpp}$	-3	-2	0	dB	
Pedestal bias	V_{PED}	CV_{out}			45		IRE	* ¹
Color burst bias	V_{BST}				40		IRE	* ¹
Background bias	Black, blue, green,	V_{BL1}			10		IRE	* ²
	cyan, red,	V_{BL2}			30			
	magenta,	V_{BL3}			50			
	yellow, white	V_{BL4}			70			
Cursor bias	Black	V_{KBL1}			0		IRE	* ²
		V_{KBL2}			25			
	Blue, green, cyan, red, magenta, yellow	V_{KOL1}			25			
		V_{KOL2}			45			
	White	V_{KCL1}			45			
		V_{KCL2}			55			

Item		Symbol	Applicable Pins	Test Conditions	Values			Unit	Note
					Min	Typ	Max		
Character bias	Black	V_{CBL1}	CV_{out}			0		IRE	* ²
		V_{CBL2}				10			
		V_{CBL3}				20			
		V_{CBL4}				30			
	Blue, green, cyan, red, magenta, yellow	V_{COL1}				25			
		V_{COL2}				45			
		V_{COL3}				55			
		V_{COL4}				65			
	White	V_{CCL1}				45			
		V_{CCL2}				70			
		V_{CCL3}				80			
		V_{CCL4}				90			
Edge brightness level		V_{EDG1}				0		IRE	* ²
		V_{EDG2}				90		IRE	
Button brightness level		V_{BTN1}				15		IRE	* ²
		V_{BTN2}				75			
Color burst chroma amplitude		V_{BSTA}				40		IRE	
Chroma amplitude (background, cursor, character)	Blue, green, cyan, red, magenta, yellow	V_{CRA1}				60		IRE	
		V_{CRA2}				80			
Chroma hue angle (background, cursor, character) (NTSC)	Colorburst	ϕ BSTN				0		rad	* ³
	Blue	ϕ BLUN				π			
	Green	ϕ GRNN				$7\pi/4$			
	Cyan	ϕ CYNN				$3\pi/2$			
	Red	ϕ REDN				$\pi/2$			
	Magenta	ϕ MZTN				$3\pi/4$			
	Yellow	ϕ YETN				0			

Item	Symbol	Applicable Pins	Test Conditions	Values			Unit	Note
				Min	Typ	Max		
Chroma hue angle (background, cursor, character) (PAL)	Colorburst	ϕ BSTP	CVout		$\pm \pi/4$		rad	* ³
	Blue	ϕ BLUP			$\pm \pi$			
	Green	ϕ GRNP			$\pm 7\pi/4$			
	Cyan	ϕ CYNP			$\pm 3\pi/2$			
	Red	ϕ REDP			$\pm \pi/2$			
	Magenta	ϕ MZTP			$\pm 3\pi/4$			
	Yellow	ϕ YELP			0			
Csync separation comparator	CCMP1	CVin2		—	5	—	IRE	* ¹
	CCMP2			—	10	—		
	CCMP3			—	15	—		
	CCMP4			—	20	—		
EDS separation comparator	ECMP1	CVin2		—	0	—	IRE	* ²
	ECMP2			—	5	—		
	ECMP3			—	15	—		
	ECMP4			—	20	—		
	ECMP5			—	25	—		
	ECMP6			—	35	—		
	ECMP7			—	40	—		
Input high level	$V_{IH\perp}$	Csync/Hsync V_{LPF}/V_{sync}		0.85 OVcc	—	OVcc +0.3	V	
	V_{IHT}			0.7 OVcc	—	OVcc +0.3	V	
Input low level	$V_{IL\perp}$	Csync/Hsync VLPF/Vsync		−0.3	—	0.3 OVcc	V	
	V_{ILT}			−0.3	—	0.15 OVcc	V	
Output high level	V_{OH}	Csync/Hsync	$-I_{OH}=0.4\text{mA}$	OVcc −1.4	—	—	V	
Output low level	V_{OL}	Csync/Hsync	$I_{OL}=0.4\text{mA}$	—	—	1.4	V	

Item	Symbol	Applicable Pins	Test Conditions	Values			Unit	Note
				Min	Typ	Max		
Oscillation stabilizing time	t_{rc}	4/2fscin 4/2fscout	Crystal oscillator	—	—	40	ms	
Oscillating frequency	4_{fsc}	4/2fscin 4/2fscout	M/NTSC	—	14.31818	—	MHz	
			B,G,H/PAL I/PAL D,K/PAL 4.43-NTSC B,G,H/SECAM L/SECAM D,K,K1/SECAM	—	17.734475 (17.734476)	—	MHz	
			N/PAL	—	14.328225	—	MHz	
			M/PAL	—	14.30244596	—	MHz	
	2_{fsc}	4/2fscin 4/2fscout	M/NTSC	—	7.15909	—	MHz	
			B,G,H/PAL I/PAL D,K/PAL 4.43-NTSC B,G,H/SECAM L/SECAM D,K,K2/SECAM	—	8.8672375 (8.867238)	—	MHz	
			N/PAL	—	7.1641125	—	MHz	
			M/PAL	—	7.15122298	—	MHz	
External clock input level	V_{fsc}	4/2fscin 4/2fscout	AC coupling C=1 μ F typ	0.3	—	Vcc+0.3	Vpp	
	V_{IH}	4/2fscin		0.7Vcc	—	Vcc+0.3	V	
	V_{IL}			−0.3	—	0.3Vcc		
External clock duty		4/2fscin 4/2fscout		47	50	53	%	
AFC reference clock (dot clock)	AFC _{OSC}	AFC _{OSC}	LC oscillation	6.3	9	11.7	MHz	
				4.9	7	9.1	MHz	
Current dissipation	I _{CCOSD}	OVcc	At no signal	—	TBD	—	mA	

- Notes:
- IRE: Units for video amplitude; 0.714 V video level is specified as 100 IRE
 - 4fsc and 2fsc must be adjusted within ± 30 ppm, including temperature dependency.
1. Bias from the sync tip clamp level (reference value after −6 dB).
 2. Bias from the pedestal level (reference value after −6 dB).
 3. At 4fsc input.

Appendix A Instruction Set

A.1 Instructions

Operation Notation

Rd	General register (destination) * ¹
Rs	General register (source) * ¹
Rn	General register * ¹
ERn	General register (32-bit register)
MAC	Multiplication-Addition register (32-bit register) * ²
(EAd)	Destination operand
(EAs)	Source operand
EXR	Extend register
CCR	Condition code register
N	N (negative flag) in CCR
Z	Z (zero) flag in CCR
V	V (overflow) flag in CCR
C	C (carry) flag in CCR
PC	Program counter
SP	Stack pointer
#IMM	Immediate data
disp	Displacement
+	Addition
−	Subtraction
×	Multiplication
÷	Division
^	Logical AND
∨	Logical OR
⊕	Exclusive logical OR
→	Move from the left to the right
~	Logical complement
() <>	Contents of operand
:8/:16/:24/:32	8/16/24/32 bit length

Notes: 1. General register is 8-bit (R0H to R7H, R0L to R7L), 16-bit (R0 to R7) or 32-bit (ER0 to ER7).

2. MAC register cannot be used in this LSI.

Condition Code Notation

Symbol	Description
↓	Modified according to the instruction result
*	Not fixed (value not guaranteed)
0	Always cleared to 0
1	Always set to 1
–	Not affected by the instruction execution result

Table A.1 Data Transfer Instruction

Mnemonic		Size	Addressing Mode and Instruction Length (Bytes)								Operation	Condition Code					No of Execution States ^{*1}		
			#xx	Rn	@ERn	@ (d,ERn)	@-ERn/@ERn+	@aa	@ (d,PC)	@@aa		I	H	N	Z	V		C	
																	Advanced Mode		
MOV	MOV.B #xx:8,Rd	B	2								#xx:8→Rd8	—	—	↑	↑	0	—	1	
	MOV.B Rs,Rd	B		2							Rs8→Rd8	—	—	↑	↑	0	—	1	
	MOV.B @ERs,Rd	B			2						@ERs→Rd8	—	—	↑	↑	0	—	2	
	MOV.B @(d:16,ERs),Rd	B				4					@ (d:16,ERs)→Rd8	—	—	↑	↑	0	—	3	
	MOV.B @(d:32,ERs),Rd	B					8				@ (d:32,ERs)→Rd8	—	—	↑	↑	0	—	5	
	MOV.B @ERs+,Rd	B						2			@ERs→Rd8,ERs32+1→ERs32	—	—	↑	↑	0	—	3	
	MOV.B @aa:8,Rd	B							2		@aa:8→Rd8	—	—	↑	↑	0	—	2	
	MOV.B @aa:16,Rd	B								4	@aa:16→Rd8	—	—	↑	↑	0	—	3	
	MOV.B @aa:32,Rd	B									@aa:32→Rd8	—	—	↑	↑	0	—	4	
	MOV.B Rs,@ERd	B				2					Rs8→@ERd	—	—	↑	↑	0	—	2	
	MOV.B Rs,@ (d:16,ERd)	B					4				Rs8→@ (d:16,ERd)	—	—	↑	↑	0	—	3	
	MOV.B Rs,@ (d:32,ERd)	B						8			Rs8→@ (d:32,ERd)	—	—	↑	↑	0	—	5	
	MOV.B Rs,@-ERd	B						2			ERd32-1→ERd32,Rs8→@ERd	—	—	↑	↑	0	—	3	
	MOV.B Rs,@aa:8	B							2		Rs8→@aa:8	—	—	↑	↑	0	—	2	
	MOV.B Rs,@aa:16	B								4	Rs8→@aa:16	—	—	↑	↑	0	—	3	
	MOV.B Rs,@aa:32	B									6	Rs8→@aa:32	—	—	↑	↑	0	—	4
	MOV.W #xx:16,Rd	W	4									#xx:16→Rd16	—	—	↑	↑	0	—	2
	MOV.W Rs,Rd	W			2							Rs16→Rd16	—	—	↑	↑	0	—	1
	MOV.W @ERs,Rd	W				2						@ERs→Rd16	—	—	↑	↑	0	—	2
	MOV.W @ (d:16,ERs),Rd	W					4					@ (d:16,ERs)→Rd16	—	—	↑	↑	0	—	3
	MOV.W @ (d:32,ERs),Rd	W						8				@ (d:32,ERs)→Rd16	—	—	↑	↑	0	—	5
	MOV.W @ERs+,Rd	W							2			@ERs→Rd16,ERs32+2→ERs32	—	—	↑	↑	0	—	3
	MOV.W @aa:16,Rd	W								4		@aa:16→Rd16	—	—	↑	↑	0	—	3
	MOV.W @aa:32,Rd	W									6	@aa:32→Rd16	—	—	↑	↑	0	—	4
	MOV.W Rs,@ERd	W				2						Rs16→@ERd	—	—	↑	↑	0	—	2
	MOV.W Rs,@ (d:16,ERd)	W					4					Rs16→@ (d:16,ERd)	—	—	↑	↑	0	—	3
	MOV.W Rs,@ (d:32,ERd)	W						8				Rs16→@ (d:32,ERd)	—	—	↑	↑	0	—	5
	MOV.W Rs,@-ERd	W						2				ERd32-2→ERd32,Rs16→@ERd	—	—	↑	↑	0	—	3
	MOV.W Rs,@aa:16	W							4			Rs16→@aa:16	—	—	↑	↑	0	—	3
	MOV.W Rs,@aa:32	W								6		Rs16→@aa:32	—	—	↑	↑	0	—	4
	MOV.L #xx:32,ERd	L	6									#xx:32→ERd32	—	—	↑	↑	0	—	3
	MOV.L ERs,ERd	L			2							ERs32→ERd32	—	—	↑	↑	0	—	1
	MOV.L @ERs,ERd	L				4						@ERs→ERd32	—	—	↑	↑	0	—	4
	MOV.L @ (d:16,ERs),ERd	L					6					@ (d:16,ERs)→ERd32	—	—	↑	↑	0	—	5
	MOV.L @ (d:32,ERs),ERd	L						10				@ (d:32,ERs)→ERd32	—	—	↑	↑	0	—	7
	MOV.L @ERs+,ERd	L						4				@ERs→ERd32,ERs32+4→ERs32	—	—	↑	↑	0	—	5
MOV.L @aa:16,ERd	L							6			@aa:16→ERd32	—	—	↑	↑	0	—	5	
MOV.L @aa:32,ERd	L								8		@aa:32→ERd32	—	—	↑	↑	0	—	6	
MOV.L ERs,@ERd	L				4						ERs32→@ERd	—	—	↑	↑	0	—	4	
MOV.L ERs,@ (d:16,ERd)	L					6					ERs32→@ (d:16,ERd)	—	—	↑	↑	0	—	5	
MOV.L ERs,@ (d:32,ERd)	L						10				ERs32→@ (d:32,ERd)	—	—	↑	↑	0	—	7	
MOV.L ERs,@-ERd	L							4			ERd32-4→ERd32,ERs32→@ERd	—	—	↑	↑	0	—	5	
MOV.L ERs,@aa:16	L								6		ERs32→@aa:16	—	—	↑	↑	0	—	5	
MOV.L ERs,@aa:32	L									8	ERs32→@aa:32	—	—	↑	↑	0	—	6	
POP	POP.W Rn	W								2	@SP→Rn16,SP+2→SP	—	—	↑	↑	0	—	3	
	POP.L ERn	L								4	@SP→ERn32,SP+4→SP	—	—	↑	↑	0	—	5	
PUSH	PUSH.W Rn	W								2	SP-2→SP,Rn16→@SP	—	—	↑	↑	0	—	3	
	PUSH.L ERn	L								4	SP-4→SP,ERn32→@SP	—	—	↑	↑	0	—	5	
LDM	LDM @SP+,(ERm-ERn)	L								4	(@SP→ERn32,SP+4→SP) Repeat for the number of returns	—	—	—	—	—	—	7/9/11 [1]	
STM	STM (ERm-ERn),@-SP	L								4	(SP-4→SP,ERn32→@SP) Repeat for the number of returns	—	—	—	—	—	—	7/9/11 [1]	
MOVFPE	MOVFPE @aa:16,Rd	Cannot be used in this LSI															[2]		
MOVTPPE	MOVTPPE Rs,@aa:16	Cannot be used in this LSI															[2]		

Table A.2 Arithmetic Instructions

Mnemonic	Size	Addressing Mode and Instruction Length (Bytes)								Operation	Condition Code						No of Execution States ^{*1}
		#xx	Rn	@ERn	@(d,ERn)	@ERn@ERn+	@aa	@(d,PC)	@@aa		I	H	N	Z	V	C	
																	Advanced Mode
ADD	ADD.B #xx:8,Rd	B	2							Rd8+#xx:8→Rd8	—	↑	↑	↑	↑	↑	1
	ADD.B Rs,Rd	B	2							Rd8+Rs8→Rd8	—	↑	↑	↑	↑	↑	1
	ADD.W #xx:16,Rd	W	4							Rd16+#xx:16→Rd16	—	[3]	↑	↑	↑	↑	2
	ADD.W Rs,Rd	W	2							Rd16+Rs16→Rd16	—	[3]	↑	↑	↑	↑	1
	ADD.L #xx:32,ERd	L	6							ERd32+#xx:32→ERd32	—	[4]	↑	↑	↑	↑	3
	ADD.L ERs,ERd	L	2							ERd32+ERs32→ERd32	—	[4]	↑	↑	↑	↑	1
ADDX	ADDX #xx:8,Rd	B	2							Rd8+#xx:8+C→Rd8	—	↑	↑	[5]	↑	↑	1
	ADDX Rs,Rd	B	2							Rd8+Rs8+C→Rd8	—	↑	↑	[5]	↑	↑	1
ADDS	ADDS #1,ERd	L	2							ERd32+1→ERd32	—	—	—	—	—	—	1
	ADDS #2,ERd	L	2							ERd32+2→ERd32	—	—	—	—	—	—	1
	ADDS #4,ERd	L	2							ERd32+4→ERd32	—	—	—	—	—	—	1
INC	INC.B Rd	B	2							Rd8+1→Rd8	—	—	↑	↑	↑	—	1
	INC.W #1,Rd	W	2							Rd16+1→Rd16	—	—	↑	↑	↑	—	1
	INC.W #2,Rd	W	2							Rd16+2→Rd16	—	—	↑	↑	↑	—	1
	INC.L #1,ERd	L	2							ERd32+1→ERd32	—	—	↑	↑	↑	—	1
	INC.L #2,ERd	L	2							ERd32+2→ERd32	—	—	↑	↑	↑	—	1
DAA	DAA Rd	B	2							Rd8 10 Decimal adjust →Rd8	—	*	↑	↑	*	↑	1
SUB	SUB.B Rs,Rd	B	2							Rd8-Rs8→Rd8	—	↑	↑	↑	↑	↑	1
	SUB.W #xx:16,Rd	W	4							Rd16-#xx:16→Rd16	—	[3]	↑	↑	↑	↑	2
	SUB.W Rs,Rd	W	2							Rd16-Rs16→Rd16	—	[3]	↑	↑	↑	↑	1
	SUB.L #xx:32,ERd	L	6							ERd32-#xx:32→ERd32	—	[4]	↑	↑	↑	↑	3
	SUB.L ERs,ERd	L	2							ERd32-ERs32→ERd32	—	[4]	↑	↑	↑	↑	1
SUBX	SUBX #xx:8,Rd	B	2							Rd8-#xx:8-C→Rd8	—	↑	↑	[5]	↑	↑	1
	SUBX Rs,Rd	B	2							Rd8-Rs8-C→Rd8	—	↑	↑	[5]	↑	↑	1
SUBS	SUBS #1,ERd	L	2							ERd32-1→ERd32	—	—	—	—	—	—	1
	SUBS #2,ERd	L	2							ERd32-2→ERd32	—	—	—	—	—	—	1
	SUBS #4,ERd	L	2							ERd32-4→ERd32	—	—	—	—	—	—	1
DEC	DEC.B Rd	B	2							Rd8-1→Rd8	—	—	↑	↑	↑	—	1
	DEC.W #1,Rd	W	2							Rd16-1→Rd16	—	—	↑	↑	↑	—	1
	DEC.W #2,Rd	W	2							Rd16-2→Rd16	—	—	↑	↑	↑	—	1
	DEC.L #1,ERd	L	2							ERd32-1→ERd32	—	—	↑	↑	↑	—	1
	DEC.L #2,ERd	L	2							ERd32-2→ERd32	—	—	↑	↑	↑	—	1
DAS	DAS Rd	B	2							Rd8 10 Decimal adjust →Rd8	—	*	↑	↑	*	—	1
MULXU	MULXU.B Rs,Rd	B	2							Rd8×Rs8→Rd16(Multiplication w/o sign)	—	—	—	—	—	—	12
	MULXU.W Rs,ERd	W	2							Rd16×Rs16→ERd32(Multiplication w/o sign)	—	—	—	—	—	—	20
MULXS	MULXS.B Rs,Rd	B	4							Rd8×Rs8→Rd16(Multiplication w/o sign)	—	—	↑	↑	—	—	13
	MULXS.W Rs,ERd	W	4							Rd16×Rs16→ERd32(Multiplication w/o sign)	—	—	↑	↑	—	—	21
DIVXU	DIVXU.B Rs,Rd	B	2							Rd16÷Rs8→Rd16 (RdH: Remainder, RdL: Quotient)(Division w/o sign)	—	—	[6]	[7]	—	—	12
	DIVXU.W Rs,ERd	W	2							ERd32÷Rs16→ERd32 (Ed:Remainder, Rd: Quotient)(Division with sign)	—	—	[6]	[7]	—	—	20
DIVXS	DIVXS.B Rs,Rd	B	4							Rd16÷Rs8→Rd16(RdH: Remainder, RdL: Quotient)(Division w/o sign)	—	—	[8]	[7]	—	—	13
	DIVXS.W Rs,ERd	W	4							ERd32÷Rs16→ERd32 (Ed:Remainder, Rd: Quotient)(Division with sign)	—	—	[8]	[7]	—	—	21
CMP	CMP.B #xx:8,Rd	B	2							Rd8-#xx:8	—	↑	↑	↑	↑	↑	1
	CMP.B Rs,Rd	B	2							Rd8-Rs8	—	↑	↑	↑	↑	↑	1
	CMP.W #xx:16,Rd	W	4							Rd16-#xx:16	—	[3]	↑	↑	↑	↑	2
	CMP.W Rs,Rd	W	2							Rd16-Rs16	—	[3]	↑	↑	↑	↑	1
	CMP.L #xx:32,ERd	L	6							ERd32-#xx:32	—	[4]	↑	↑	↑	↑	3
NEG	CMP.L ERs,ERd	L	2							ERd32-ERs32	—	[4]	↑	↑	↑	↑	1
	NEG.B Rd	B	2							0-Rd8→Rd8	—	↑	↑	↑	↑	↑	1
	NEG.W Rd	W	2							0-Rd16→Rd16	—	↑	↑	↑	↑	↑	1
	NEG.L ERd	L	2							0-ERd32→ERd32	—	↑	↑	↑	↑	↑	1
EXTU	EXTU.W Rd	W	2							0→(<Bits 15 to 8> of Rd16)	—	—	0	↑	0	—	1
	EXTU.L ERd	L	2							0→(<Bits 31 to 16> of ERd32)	—	—	0	↑	0	—	1
EXTS	EXTS.W Rd	W	2							(<Bit7> of Rd16)→(<Bits 15 to 8> of Rd16)	—	—	↑	↑	0	—	1
	EXTS.L ERd	L	2							(<Bit15> of ERd32)→(<Bits31 to 16> of ERd32)	—	—	↑	↑	0	—	1
TAS	TAS @ERd	B		4						@ERd-0→CCR set, (1)→(<Bit7> of @ERd)	—	—	↑	↑	0	—	4
MAC	MAC @ERn+,@ERm+	Cannot be used in this LSI															[2]
CLRMAC	CLRMAC																
LDMAC	LDMAC ERs,MACH																
LDMAC	LDMAC ERs,MACL																
STMAC	STMAC MACH,ERd																
STMAC	STMAC MACL,ERd																

Table A.3 Logic Operations Instructions

Mnemonic		Size	Addressing Mode and Instruction Length (Bytes)								Operation	Condition Code					No of Execution States ^{*1}	
			#xx	Rn	@ERn	@(d,ERn)	@-ERn@ERn+	@aa	@(d,PC)	@@aa		I	H	N	Z	V		C
AND	AND.B #xx:8,Rd	B	2								Rd8 $\wedge$ #xx:8→Rd8	—	—	↑	↑	0	—	1
	AND.B Rs,Rd	B	2								Rd8 $\wedge$ Rs8→Rd8	—	—	↑	↑	0	—	1
	AND.W #xx:16,Rd	W	4								Rd16 $\wedge$ #xx:16→Rd16	—	—	↑	↑	0	—	2
	AND.W Rs,Rd	W	2								Rd16 $\wedge$ Rs16→Rd16	—	—	↑	↑	0	—	1
	AND.L #xx:32,ERd	L	6								ERd32 $\wedge$ #xx:32→ERd32	—	—	↑	↑	0	—	3
	AND.L ERs,ERd	L	4								ERd32 $\wedge$ ERs32→ERd32	—	—	↑	↑	0	—	2
OR	OR.B #xx:8,Rd	B	2								Rd8 $\vee$ #xx:8→Rd8	—	—	↑	↑	0	—	1
	OR.B Rs,Rd	B	2								Rd8 $\vee$ Rs8→Rd8	—	—	↑	↑	0	—	1
	OR.W #xx:16,Rd	W	4								Rd16 $\vee$ #xx:16→Rd16	—	—	↑	↑	0	—	2
	OR.W Rs,Rd	W	2								Rd16 $\vee$ Rs16→Rd16	—	—	↑	↑	0	—	1
	OR.L #xx:32,ERd	L	6								ERd32 $\vee$ #xx:32→ERd32	—	—	↑	↑	0	—	3
	OR.L ERs,ERd	L	4								ERd32 $\vee$ ERs32→ERd32	—	—	↑	↑	0	—	2
XOR	XOR.B #xx:8,Rd	B	2								Rd8 $\oplus$ #xx:8→Rd8	—	—	↑	↑	0	—	1
	XOR.B Rs,Rd	B	2								Rd8 $\oplus$ Rs8→Rd8	—	—	↑	↑	0	—	1
	XOR.W #xx:16,Rd	W	4								Rd16 $\oplus$ #xx:16→Rd16	—	—	↑	↑	0	—	2
	XOR.W Rs,Rd	W	2								Rd16 $\oplus$ Rs16→Rd16	—	—	↑	↑	0	—	1
	XOR.L #xx:32,ERd	L	6								ERd32 $\oplus$ #xx:32→ERd32	—	—	↑	↑	0	—	3
	XOR.L ERs,ERd	L	4								ERd32 $\oplus$ ERs32→ERd32	—	—	↑	↑	0	—	2
NOT	NOT.B Rd	B	2								~Rd8→Rd8	—	—	↑	↑	0	—	1
	NOT.W Rd	W	2								~Rd16→Rd16	—	—	↑	↑	0	—	1
	NOT.L ERd	L	2								~ERd32→ERd32	—	—	↑	↑	0	—	1

Table A.4 Shift Instructions

Mnemonic	Size	Addressing Mode and Instruction Length (Bytes)								Operation	Condition Code					No of Execution States *1	
		#xx	Rn	@ERn	@(d,ERn)	@-ERn@ERn+	@aa	@(d,PC)	@@aa		I	H	N	Z	V		C
																	Advanced Mode
SHAL	SHAL.B Rd	B	2								—	—	↑	↑	↑	↑	1
	SHAL.B #2,Rd	B	2								—	—	↑	↑	↑	↑	1
	SHAL.W Rd	W	2								—	—	↑	↑	↑	↑	1
	SHAL.W #2,Rd	W	2								—	—	↑	↑	↑	↑	1
	SHAL.L ERd	L	2								—	—	↑	↑	↑	↑	1
	SHAL.L #2,ERd	L	2								—	—	↑	↑	↑	↑	1
SHAR	SHAR.B Rd	B	2								—	—	↑	↑	0	↑	1
	SHAR.B #2,Rd	B	2								—	—	↑	↑	0	↑	1
	SHAR.W Rd	W	2								—	—	↑	↑	0	↑	1
	SHAR.W #2,Rd	W	2								—	—	↑	↑	0	↑	1
	SHAR.L ERd	L	2								—	—	↑	↑	0	↑	1
	SHAR.L #2,ERd	L	2								—	—	↑	↑	0	↑	1
SHLL	SHLL.B Rd	B	2								—	—	↑	↑	↑	↑	1
	SHLL.B #2,Rd	B	2								—	—	↑	↑	↑	↑	1
	SHLL.W Rd	W	2								—	—	↑	↑	↑	↑	1
	SHLL.W #2,Rd	W	2								—	—	↑	↑	↑	↑	1
	SHLL.L ERd	L	2								—	—	↑	↑	↑	↑	1
	SHLL.L #2,ERd	L	2								—	—	↑	↑	↑	↑	1
SHLR	SHLR.B Rd	B	2								—	—	0	↑	↑	↑	1
	SHLR.B #2,Rd	B	2								—	—	0	↑	↑	↑	1
	SHLR.W Rd	W	2								—	—	0	↑	↑	↑	1
	SHLR.W #2,Rd	W	2								—	—	0	↑	↑	↑	1
	SHLR.L ERd	L	2								—	—	0	↑	↑	↑	1
	SHLR.L #2,ERd	L	2								—	—	0	↑	↑	↑	1
ROTXL	ROTXL.B Rd	B	2								—	—	↑	↑	0	↑	1
	ROTXL.B #2,Rd	B	2								—	—	↑	↑	0	↑	1
	ROTXL.W Rd	W	2								—	—	↑	↑	0	↑	1
	ROTXL.W #2,Rd	W	2								—	—	↑	↑	0	↑	1
	ROTXL.L ERd	L	2								—	—	↑	↑	0	↑	1
	ROTXL.L #2,ERd	L	2								—	—	↑	↑	0	↑	1
ROTXR	ROTXR.B Rd	B	2								—	—	↑	↑	0	↑	1
	ROTXR.B #2,Rd	B	2								—	—	↑	↑	0	↑	1
	ROTXR.W Rd	W	2								—	—	↑	↑	0	↑	1
	ROTXR.W #2,Rd	W	2								—	—	↑	↑	0	↑	1
	ROTXR.L ERd	L	2								—	—	↑	↑	0	↑	1
	ROTXR.L #2,ERd	L	2								—	—	↑	↑	0	↑	1
ROTL	ROTL.B Rd	B	2								—	—	↑	↑	0	↑	1
	ROTL.B #2,Rd	B	2								—	—	↑	↑	0	↑	1
	ROTL.W Rd	W	2								—	—	↑	↑	0	↑	1
	ROTL.W #2,Rd	W	2								—	—	↑	↑	0	↑	1
	ROTL.L ERd	L	2								—	—	↑	↑	0	↑	1
	ROTL.L #2,ERd	L	2								—	—	↑	↑	0	↑	1
ROTR	ROTR.B Rd	B	2								—	—	↑	↑	0	↑	1
	ROTR.B #2,Rd	B	2								—	—	↑	↑	0	↑	1
	ROTR.W Rd	W	2								—	—	↑	↑	0	↑	1
	ROTR.W #2,Rd	W	2								—	—	↑	↑	0	↑	1
	ROTR.L ERd	L	2								—	—	↑	↑	0	↑	1
	ROTR.L #2,ERd	L	2								—	—	↑	↑	0	↑	1

Table A.5 Bit Manipulation Instructions

Mnemonic	Size	Addressing Mode and Instruction Length (Bytes)								Operation	Condition Code						No of Execution States ^{*1}
		#xx	Rn	@ERn	@(d,ERn)	@-ERn/@ERn+	@aa	@(d,PC)	@@aa		I	H	N	Z	V	C	
BSET	BSET #xx:3,Rd	B	2							{#xx:3 of Rd}←1	—	—	—	—	—	—	1
	BSET #xx:3,@ERd	B		4						{#xx:3 of @ERd}←1	—	—	—	—	—	—	4
	BSET #xx:3,@aa:8	B					4			{#xx:3 of @aa:8}←1	—	—	—	—	—	—	4
	BSET #xx:3,@aa:16	B					6			{#xx:3 of @aa:16}←1	—	—	—	—	—	—	5
	BSET #xx:3,@aa:32	B					8			{#xx:3 of @aa:32}←1	—	—	—	—	—	—	6
	BSET Rn,Rd	B	2							(Rn of Rd)←1	—	—	—	—	—	—	1
	BSET Rn,@ERd	B		4						(Rn of @ERd)←1	—	—	—	—	—	—	4
	BSET Rn,@aa:8	B					4			(Rn of @aa:8)←1	—	—	—	—	—	—	4
	BSET Rn,@aa:16	B					6			(Rn of @aa:16)←1	—	—	—	—	—	—	5
	BSET Rn,@aa:32	B					8			(Rn of @aa:32)←1	—	—	—	—	—	—	6
BCLR	BCLR #xx:3,Rd	B	2							{#xx:3 of Rd}←0	—	—	—	—	—	—	1
	BCLR #xx:3,@ERd	B		4						{#xx:3 of @ERd}←0	—	—	—	—	—	—	4
	BCLR #xx:3,@aa:8	B					4			{#xx:3 of @aa:8}←0	—	—	—	—	—	—	4
	BCLR #xx:3,@aa:16	B					6			{#xx:3 of @aa:16}←0	—	—	—	—	—	—	5
	BCLR #xx:3,@aa:32	B					8			{#xx:3 of @aa:32}←0	—	—	—	—	—	—	6
	BCLR Rn,Rd	B	2							(Rn of Rd)←0	—	—	—	—	—	—	1
	BCLR Rn,@ERd	B		4						(Rn of @ERd)←0	—	—	—	—	—	—	4
	BCLR Rn,@aa:8	B					4			(Rn of @aa:8)←0	—	—	—	—	—	—	4
	BCLR Rn,@aa:16	B					6			(Rn of @aa:16)←0	—	—	—	—	—	—	5
	BCLR Rn,@aa:32	B					8			(Rn of @aa:32)←0	—	—	—	—	—	—	6
BNOT	BNOT #xx:3,Rd	B	2							{#xx:3 of Rd}←¬{#xx:3 of Rd}	—	—	—	—	—	—	1
	BNOT #xx:3,@ERd	B		4						{#xx:3 of @ERd}←¬{#xx:3 of @ERd}	—	—	—	—	—	—	4
	BNOT #xx:3,@aa:8	B					4			{#xx:3 of @aa:8}←¬{#xx:3 of @aa:8}	—	—	—	—	—	—	4
	BNOT #xx:3,@aa:16	B					6			{#xx:3 of @aa:16}←¬{#xx:3 of @aa:16}	—	—	—	—	—	—	5
	BNOT #xx:3,@aa:32	B					8			{#xx:3 of @aa:32}←¬{#xx:3 of @aa:32}	—	—	—	—	—	—	6
	BNOT Rn,Rd	B	2							(Rn of Rd)←¬(Rn of Rd)	—	—	—	—	—	—	1
	BNOT Rn,@ERd	B		4						(Rn of @ERd)←¬(Rn of @ERd)	—	—	—	—	—	—	4
	BNOT Rn,@aa:8	B					4			(Rn of @aa:8)←¬(Rn of @aa:8)	—	—	—	—	—	—	4
	BNOT Rn,@aa:16	B					6			(Rn of @aa:16)←¬(Rn of @aa:16)	—	—	—	—	—	—	5
	BNOT Rn,@aa:32	B					8			(Rn of @aa:32)←¬(Rn of @aa:32)	—	—	—	—	—	—	6
BTST	BTST #xx:3,Rd	B	2							¬{#xx:3 of Rd}→Z	—	—	—	—	—	—	1
	BTST #xx:3,@ERd	B		4						¬{#xx:3 of @ERd}→Z	—	—	—	—	—	—	3
	BTST #xx:3,@aa:8	B					4			¬{#xx:3 of @aa:8}→Z	—	—	—	—	—	—	3
	BTST #xx:3,@aa:16	B					6			¬{#xx:3 of @aa:16}→Z	—	—	—	—	—	—	4
	BTST #xx:3,@aa:32	B					8			¬{#xx:3 of @aa:32}→Z	—	—	—	—	—	—	5
	BTST Rn,Rd	B	2							¬(Rn of Rd)→Z	—	—	—	—	—	—	1
	BTST Rn,@ERd	B		4						¬(Rn of @ERd)→Z	—	—	—	—	—	—	3
	BTST Rn,@aa:8	B					4			¬(Rn of @aa:8)→Z	—	—	—	—	—	—	3
	BTST Rn,@aa:16	B					6			¬(Rn of @aa:16)→Z	—	—	—	—	—	—	4
	BTST Rn,@aa:32	B					8			¬(Rn of @aa:32)→Z	—	—	—	—	—	—	5
BLD	BLD #xx:3,Rd	B	2							{#xx:3 of Rd}→C	—	—	—	—	—	—	1
	BLD #xx:3,@ERd	B		4						{#xx:3 of @ERd}→C	—	—	—	—	—	—	3
	BLD #xx:3,@aa:8	B					4			{#xx:3 of @aa:8}→C	—	—	—	—	—	—	3
	BLD #xx:3,@aa:16	B					6			{#xx:3 of @aa:16}→C	—	—	—	—	—	—	4
	BLD #xx:3,@aa:32	B					8			{#xx:3 of @aa:32}→C	—	—	—	—	—	—	5
BILD	BILD #xx:3,Rd	B	2							¬{#xx:3 of Rd}→C	—	—	—	—	—	—	1
	BILD #xx:3,@ERd	B		4						¬{#xx:3 of @ERd}→C	—	—	—	—	—	—	3
	BILD #xx:3,@aa:8	B					4			¬{#xx:3 of @aa:8}→C	—	—	—	—	—	—	3
	BILD #xx:3,@aa:16	B					6			¬{#xx:3 of @aa:16}→C	—	—	—	—	—	—	4
	BILD #xx:3,@aa:32	B					8			¬{#xx:3 of @aa:32}→C	—	—	—	—	—	—	5
BST	BST #xx:3,Rd	B	2							C→{#xx:3 of Rd}	—	—	—	—	—	—	1
	BST #xx:3,@ERd	B		4						C→{#xx:3 of @ERd}	—	—	—	—	—	—	4
	BST #xx:3,@aa:8	B					4			C→{#xx:3 of @aa:8}	—	—	—	—	—	—	4
	BST #xx:3,@aa:16	B					6			C→{#xx:3 of @aa:16}	—	—	—	—	—	—	5
	BST #xx:3,@aa:32	B					8			C→{#xx:3 of @aa:32}	—	—	—	—	—	—	6
BIST	BIST #xx:3,Rd	B	2							¬C→{#xx:3 of Rd}	—	—	—	—	—	—	1
	BIST #xx:3,@ERd	B		4						¬C→{#xx:3 of @ERd}	—	—	—	—	—	—	4
	BIST #xx:3,@aa:8	B					4			¬C→{#xx:3 of @aa:8}	—	—	—	—	—	—	4
	BIST #xx:3,@aa:16	B					6			¬C→{#xx:3 of @aa:16}	—	—	—	—	—	—	5
	BIST #xx:3,@aa:32	B					8			¬C→{#xx:3 of @aa:32}	—	—	—	—	—	—	6
BAND	BAND #xx:3,Rd	B	2							C∧{#xx:3 of Rd}→C	—	—	—	—	—	—	1
	BAND #xx:3,@ERd	B		4						C∧{#xx:3 of @ERd}→C	—	—	—	—	—	—	3
	BAND #xx:3,@aa:8	B					4			C∧{#xx:3 of @aa:8}→C	—	—	—	—	—	—	3
	BAND #xx:3,@aa:16	B					6			C∧{#xx:3 of @aa:16}→C	—	—	—	—	—	—	4
	BAND #xx:3,@aa:32	B					8			C∧{#xx:3 of @aa:32}→C	—	—	—	—	—	—	5

Mnemonic		Size	Addressing Mode and Instruction Length (Bytes)								Operation	Condition Code					No of Execution States ^{*1}
			#xx	Rn	@ERn	@(d,ERn)	@-ERn/@ERn+	@aa	@(d,PC)	@@aa							
			I	H	N	Z	V	C	Advanced Mode								
BIAND	BIAND #xx:3,Rd	B		2							C _Λ [-(#xx:3 of Rd8)]→C	—	—	—	—	↑	1
	BIAND #xx:3,@ERd	B			4						C _Λ [-(#xx:3 of @ERd)]→C	—	—	—	—	↑	3
	BIAND #xx:3,@aa:8	B						4			C _Λ [-(#xx:3 of @aa:8)]→C	—	—	—	—	↑	3
	BIAND #xx:3,@aa:16	B						6			C _Λ [-(#xx:3 of @aa:16)]→C	—	—	—	—	↑	4
	BIAND #xx:3,@aa:32	B						8			C _Λ [-(#xx:3 of @aa:32)]→C	—	—	—	—	↑	5
BOR	BOR #xx:3,Rd	B		2							C _∨ (#xx:3 of Rd8)→C	—	—	—	—	↑	1
	BOR #xx:3,@ERd	B			4						C _∨ (#xx:3 of @ERd)→C	—	—	—	—	↑	3
	BOR #xx:3,@aa:8	B						4			C _∨ (#xx:3 of @aa:8)→C	—	—	—	—	↑	3
	BOR #xx:3,@aa:16	B						6			C _∨ (#xx:3 of @aa:16)→C	—	—	—	—	↑	4
	BOR #xx:3,@aa:32	B						8			C _∨ (#xx:3 of @aa:32)→C	—	—	—	—	↑	5
BIOR	BIOR #xx:3,Rd	B		2							C _∨ [-(#xx:3 of Rd8)]→C	—	—	—	—	↑	1
	BIOR #xx:3,@ERd	B			4						C _∨ [-(#xx:3 of @ERd)]→C	—	—	—	—	↑	3
	BIOR #xx:3,@aa:8	B						4			C _∨ [-(#xx:3 of @aa:8)]→C	—	—	—	—	↑	3
	BIOR #xx:3,@aa:16	B						6			C _∨ [-(#xx:3 of @aa:16)]→C	—	—	—	—	↑	4
	BIOR #xx:3,@aa:32	B						8			C _∨ [-(#xx:3 of @aa:32)]→C	—	—	—	—	↑	5
BXOR	BXOR #xx:3,Rd	B		2							C _⊕ (#xx:3 of Rd8)→C	—	—	—	—	↑	1
	BXOR #xx:3,@ERd	B			4						C _⊕ (#xx:3 of @ERd)→C	—	—	—	—	↑	3
	BXOR #xx:3,@aa:8	B						4			C _⊕ (#xx:3 of @aa:8)→C	—	—	—	—	↑	3
	BXOR #xx:3,@aa:16	B						6			C _⊕ (#xx:3 of @aa:16)→C	—	—	—	—	↑	4
	BXOR #xx:3,@aa:32	B						8			C _⊕ (#xx:3 of @aa:32)→C	—	—	—	—	↑	5
BIXOR	BIXOR #xx:3,Rd	B		2							C _⊕ [-(#xx:3 of Rd8)]→C	—	—	—	—	↑	1
	BIXOR #xx:3,@ERd	B			4						C _⊕ [-(#xx:3 of @ERd)]→C	—	—	—	—	↑	3
	BIXOR #xx:3,@aa:8	B						4			C _⊕ [-(#xx:3 of @aa:8)]→C	—	—	—	—	↑	3
	BIXOR #xx:3,@aa:16	B						6			C _⊕ [-(#xx:3 of @aa:16)]→C	—	—	—	—	↑	4
	BIXOR #xx:3,@aa:32	B						8			C _⊕ [-(#xx:3 of @aa:32)]→C	—	—	—	—	↑	5

Table A.6 Branch Instructions

Mnemonic		Size	Addressing Mode and Instruction Length (Bytes)										Operation	Operation Code						No of Execution States * ¹
			#xx	Rn	@ERn	@(d,ERn)	@-ERn/@ERn+	@aa	@(d,PC)	@@aa		Branch Condition		I	H	N	Z	V	C	
Bcc	BRA d:8(BT d:8)	—							2			if condition is true then PC←PC+d else next;	Always	—	—	—	—	—	—	2
	BRA d:16(BT d:16)	—							4					—	—	—	—	—	3	
	BRN d:8(BF d:8)	—							2				Never	—	—	—	—	—	2	
	BRN d:16(BF d:16)	—							4					—	—	—	—	—	3	
	BHI d:8	—							2				CvZ=0	—	—	—	—	—	2	
	BHI d:16	—							4					—	—	—	—	—	3	
	BLS d:8	—							2				CvZ=1	—	—	—	—	—	2	
	BLS d:16	—							4					—	—	—	—	—	3	
	BCC d:8(BHS d:8)	—							2				C=0	—	—	—	—	—	2	
	BCC d:16(BHS d:16)	—							4					—	—	—	—	—	3	
	BCS d:8(BLO d:8)	—							2				C=1	—	—	—	—	—	2	
	BCS d:16(BLO d:16)	—							4					—	—	—	—	—	3	
	BNE d:8	—							2				Z=0	—	—	—	—	—	2	
	BNE d:16	—							4					—	—	—	—	—	3	
	BEQ d:8	—							2				Z=1	—	—	—	—	—	2	
	BEQ d:16	—							4					—	—	—	—	—	3	
	BVC d:8	—							2				V=0	—	—	—	—	—	2	
	BVC d:16	—							4					—	—	—	—	—	3	
	BVS d:8	—							2				V=1	—	—	—	—	—	2	
	BVS d:16	—							4					—	—	—	—	—	3	
	BPL d:8	—							2				N=0	—	—	—	—	—	2	
	BPL d:16	—							4					—	—	—	—	—	3	
	BMI d:8	—							2				N=1	—	—	—	—	—	2	
	BMI d:16	—							4					—	—	—	—	—	3	
	BGE d:8	—							2				N@V=0	—	—	—	—	—	2	
	BGE d:16	—							4					—	—	—	—	—	3	
	BLT d:8	—							2				N@V=1	—	—	—	—	—	2	
	BLT d:16	—							4					—	—	—	—	—	3	
	BGT d:8	—							2				Zv(N@V)=0	—	—	—	—	—	2	
	BGT d:16	—							4					—	—	—	—	—	3	
	BLE d:8	—							2				Zv(N@V)=1	—	—	—	—	—	2	
	BLE d:16	—							4					—	—	—	—	—	3	
JMP	JMP @ERn	—			2						PC←ERn		—	—	—	—	—	2		
	JMP @aa:24	—					4				PC←aa:24		—	—	—	—	—	3		
	JMP @aa:8	—								2	PC←@aa:8		—	—	—	—	—	5		
BSR	BSR d:8	—							2		PC→@-SP,PC←PC+d:8		—	—	—	—	—	4		
	BSR d:16	—							4		PC→@-SP,PC←PC+d:16		—	—	—	—	—	5		
JSR	JSR @ERn	—			2						PC→@-SP,PC←ERn		—	—	—	—	—	4		
	JSR @aa:24	—						4			PC→@-SP,PC←aa:24		—	—	—	—	—	5		
	JSR @aa:8	—								2	PC→@-SP,PC←@aa:8		—	—	—	—	—	6		
RTS	RTS	—								2	2	PC←@SP+		—	—	—	—	—	5	

Table A.7 System Control Instructions

Mnemonic	Size	Addressing Mode and Instruction Length (Bytes)									Operation	Condition Code					No of Execution States ¹
		#xx	Rn	@ERn	@(d,ERn)	@-ERd/@ERn+	@aa	@(d,PC)	@@aa			I	H	N	Z	V	
																	Advanced Mode
TRAPA	TRAPA #x:2	—									PC→@-SP,CCR→@-SP, EXR→@-SP,<Vector>→PC	1	—	—	—	—	8 [9]
RTE	RTE	—									EXR←@SP+,CCR←@SP+, PC←@SP+	↑	↑	↑	↑	↑	5 [9]
SLEEP	SLEEP	—									Transition to power-down state	—	—	—	—	—	2
LDC	LDC #xx:8,CCR	B	2								#xx:8→CCR	↑	↑	↑	↑	↑	1
	LDC #xx:8,EXR	B	4								#xx:8→EXR	—	—	—	—	—	2
	LDC Rs,CCR	B		2							Rs8→CCR	↑	↑	↑	↑	↑	1
	LDC Rs,EXR	B		2							Rs8→EXR	—	—	—	—	—	1
	LDC @ERs,CCR	W			4						@ERs→CCR	↑	↑	↑	↑	↑	3
	LDC @ERs,EXR	W			4						@ERs→EXR	—	—	—	—	—	3
	LDC @(d:16,ERs),CCR	W				6					@(d:16,ERs)→CCR	↑	↑	↑	↑	↑	4
	LDC @(d:16,ERs),EXR	W				6					@(d:16,ERs)→EXR	—	—	—	—	—	4
	LDC @(d:32,ERs),CCR	W				10					@(d:32,ERs)→CCR	↑	↑	↑	↑	↑	6
	LDC @(d:32,ERs),EXR	W				10					@(d:32,ERs)→EXR	—	—	—	—	—	6
	LDC @ERs+,CCR	W				4					@ERs→CCR,ERs32+2→ERs32	↑	↑	↑	↑	↑	4
	LDC @ERs+,EXR	W				4					@ERs→EXR,ERs32+2→ERs32	—	—	—	—	—	4
	LDC @aa:16,CCR	W				6					@aa:16→CCR	↑	↑	↑	↑	↑	4
	LDC @aa:16,EXR	W				6					@aa:16→EXR	—	—	—	—	—	4
	LDC @aa:32,CCR	W				8					@aa:32→CCR	↑	↑	↑	↑	↑	5
	LDC @aa:32,EXR	W				8					@aa:32→EXR	—	—	—	—	—	5
STC	STC.B CCR,Rd	B		2							CCR→Rd8	—	—	—	—	—	1
	STC.B EXR,Rd	B		2							EXR→Rd8	—	—	—	—	—	1
	STC.W CCR,@ERd	W			4						CCR→@ERd	—	—	—	—	—	3
	STC.W EXR,@ERd	W			4						EXR→@ERd	—	—	—	—	—	3
	STC.W CCR,@(d:16,ERd)	W				6					CCR→@(d:16,ERd)	—	—	—	—	—	4
	STC.W EXR,@(d:16,ERd)	W				6					EXR→@(d:16,ERd)	—	—	—	—	—	4
	STC.W CCR,@(d:32,ERd)	W				10					CCR→@(d:32,ERd)	—	—	—	—	—	6
	STC.W EXR,@(d:32,ERd)	W				10					EXR→@(d:32,ERd)	—	—	—	—	—	6
	STC.W CCR,@-ERd	W				4					ERd32-2→ERd32,CCR→@ERd	—	—	—	—	—	4
	STC.W EXR,@-ERd	W				4					ERd32-2→ERd32,EXR→@ERd	—	—	—	—	—	4
	STC.W CCR,@aa:16	W				6					CCR→@aa:16	—	—	—	—	—	4
	STC.W EXR,@aa:16	W				6					EXR→@aa:16	—	—	—	—	—	4
	STC.W CCR,@aa:32	W				8					CCR→@aa:32	—	—	—	—	—	5
	STC.W EXR,@aa:32	W				8					EXR→@aa:32	—	—	—	—	—	5
ANDC	ANDC #xx:8,CCR	B	2								CCR^#xx:8→CCR	↑	↑	↑	↑	↑	1
	ANDC #xx:8,EXR	B	4								EXR^#xx:8→EXR	—	—	—	—	—	2
ORC	ORC #xx:8,CCR	B	2								CCR v #xx:8→CCR	↑	↑	↑	↑	↑	1
	ORC #xx:8,EXR	B	4								EXR v #xx:8→EXR	—	—	—	—	—	2
XORC	XORC #xx:8,CCR	B	2								CCR @ #xx:8→CCR	↑	↑	↑	↑	↑	1
	XORC #xx:8,EXR	B	4								EXR @ #xx:8→EXR	—	—	—	—	—	2
NOP	NOP	—								2	PC←PC+2	—	—	—	—	—	1

Table A.8 Block Transfer Instructions

Mnemonic	Size	Addressing Mode and Instruction Length (Bytes)									Operation	Condition Code					No of Execution States ^{*1}
		#xx	Rn	@ERn	@(d,ERn)	@-ERn/@ERn+	@aa	@(d,PC)	@@aa			I	H	N	Z	V	
EEPMOV	EEPMOV.B	—								4	if R4L≠0 Repeat @ER5→@ER6 ER5+1→ER5 ER6+1→ER6 R4L-1→R4L Until R4L=0 else next;	—	—	—	—	—	4+2n ^{*2}
	EEPMOV.W	—								4	if R4≠0 Repeat @ER5→@ER6 ER5+1→ER5 ER6+1→ER6 R4-1→R4 Until R4=0 else next;	—	—	—	—	—	4+2n ^{*2}

- Notes: 1. The values indicated in the column of number of execution states apply when instruction code and operand exist in the on-chip memory.
2. n is the initial setting value of R4L or R4.
- [1] 7 states when the number of return/retract registers is 2, 9 states when the number of registers is 3, and 11 states when the number of registers is 4.
- [2] Cannot be used in this LSI.
- [3] Set to 1 when a carry or borrow occurs at bit 11, otherwise cleared to 0.
- [4] Set to 1 when a carry or borrow occurs at bit 27, otherwise cleared to 0.
- [5] Retains the value before computation when the computation result is 0, otherwise cleared to 0.
- [6] Set to 1 when the divisor is negative, otherwise cleared to 0.
- [7] Set to 1 when the divisor is 0, otherwise cleared to 0.
- [8] Set to 1 when the quotient is negative, otherwise cleared to 0.
- [9] 1 is added to the number of execution states when EXR is valid.

A.2 Instruction Codes

Table A.9 Instruction Codes

Instruction	Mnemonic	Size	Instruction Format									
			1st byte	2nd byte	3rd byte	4th byte	5th byte	6th byte	7th byte	8th byte	9th byte	10th byte
ADD	ADD.B #xx:8,Rd	B	8	rd	IMM							
	ADD.B Rs,Rd	B	0	8	rs	rd						
	ADD.W #xx:16,Rd	W	7	9	1	rd						
	ADD.W Rs,Rd	W	0	9	rs	rd						
	ADD.L #xx:32,ERd	L	7	A	1	0	erd					
	ADD.L ERs,ERd	L	0	A	1	ers	0	erd				
ADDS	ADDS #1,ERd	L	0	B	0	0	erd					
	ADDS #2,ERd	L	0	B	8	0	erd					
	ADDS #4,ERd	L	0	B	9	0	erd					
ADDX	ADDX #x:8,Rd	B	9	rd	IMM							
	ADDX Rs,Rd	B	0	E	rs	rd						
AND	AND.B #xx:8,Rd	B	E	rd	IMM							
	AND.B Rs,Rd	B	1	6	rs	rd						
	AND.W #xx:16,Rd	W	7	9	6	rd						
	AND.W Rs,Rd	W	6	6	rs	rd						
	AND.L #xx:32,ERd	L	7	A	6	0	erd					
	AND.L ERs,ERd	L	0	1	F	0	erd					
ANDC	ANDC #x:8,CCR	B	0	6	IMM							
	ANDC #xx:8,EXR	B	0	1	4	1	0					
BAND	BAND #xx:3,Rd	B	7	6	0	IMM	rd					
	BAND #xx:3,@ERd	B	7	C	0	erd	0					
	BAND #xx:3,@aa:8	B	7	E	abs	0	IMM	0				
	BAND #xx:3,@aa:16	B	6	A	1	0	abs	0	IMM	0		
	BAND #xx:3,@aa:32	B	6	A	3	0	abs	0	IMM	0		
	BAND #xx:3,@aa:64	B	6	A	3	0	abs	0	IMM	0		
Bcc	BRA d:8 (BT d:8)	—	4	0	disp							
	BRA d:16 (BT d:16)	—	5	8	0	0	disp					
	BRN d:8 (BF d:8)	—	4	1	disp							
	BRN d:16 (BF d:16)	—	5	8	1	0	disp					
	BHI d:8	—	4	2	disp							
	BHI d:16	—	5	8	2	0	disp					
	BLS d:8	—	4	3	disp							
	BLS d:16	—	5	8	3	0	disp					
	BCC d:8 (BHS d:8)	—	4	4	disp							
	BCC d:16 (BHS d:16)	—	5	8	4	0	disp					
	BCS d:8 (BLO d:8)	—	4	5	disp							
	BCS d:16 (BLO d:16)	—	5	8	5	0	disp					
	BNE d:8	—	4	6	disp							
	BNE d:16	—	5	8	6	0	disp					
	BEQ d:8	—	4	7	disp							
	BEQ d:16	—	5	8	7	0	disp					
	BVC d:8	—	4	8	disp							
	BVC d:16	—	5	8	8	0	disp					
	BVS d:8	—	4	9	disp							
	BVS d:16	—	5	8	9	0	disp					

Instruction	Mnemonic	Size	Instruction Format									
			1st byte	2nd byte	3rd byte	4th byte	5th byte	6th byte	7th byte	8th byte	9th byte	10th byte
Bcc (Cont.)	BPL d:8	—	4 A	disp								
	BPL d:16	—	5 8 A	0	disp							
	BMI d:8	—	4 B	disp								
	BMI d:16	—	5 8 B	0	disp							
	BGE d:8	—	4 C	disp								
	BGE d:16	—	5 8 C	0	disp							
	BLT d:8	—	4 D	disp								
	BLT d:16	—	5 8 D	0	disp							
	BGT d:8	—	4 E	disp								
	BGT d:16	—	5 8 E	0	disp							
BCLR	BLE d:8	—	4 F	disp								
	BLE d:16	—	5 8 F	0	disp							
	BCLR #xx:3:Rd	B	7 2 0:IMM	rd								
	BCLR #xx:3:@ERd	B	7 2 0:erd	0	7 2 0:IMM	0						
	BCLR #xx:3:@aa:8	B	7 F	abs	7 2 0:IMM	0						
	BCLR #xx:3:@aa:16	B	6 A 1 8	abs	7 2 0:IMM	0						
	BCLR #xx:3:@aa:32	B	6 A 3 8	abs	7 2 0:IMM	0						
	BCLR Rn:Rd	B	6 2	rd								
	BCLR Rn:@ERd	B	7 D 0:erd	0	6 2	rd	0					
	BCLR Rn:@aa:8	B	7 F	abs	6 2	rd	0					
BIAND	BCLR Rn:@aa:16	B	6 A 1 8	abs	6 2	rd	0					
	BCLR Rn:@aa:32	B	6 A 3 8	abs	6 2	rd	0					
	BIAND #xx:3:Rd	B	7 6 1:IMM	rd								
	BIAND #xx:3:@ERd	B	7 C 0:erd	0	7 6 1:IMM	0						
	BIAND #xx:3:@aa:8	B	7 E	abs	7 6 1:IMM	0						
	BIAND #xx:3:@aa:16	B	6 A 1 0	abs	7 6 1:IMM	0						
	BIAND #xx:3:@aa:32	B	6 A 3 0	abs	7 6 1:IMM	0						
	BILD #xx:3:Rd	B	7 7 1:IMM	rd								
	BILD #xx:3:@ERd	B	7 C 0:erd	0	7 7 1:IMM	0						
	BILD #xx:3:@aa:8	B	7 E	abs	7 7 1:IMM	0						
BILD	BILD #xx:3:@aa:16	B	6 A 1 0	abs	7 7 1:IMM	0						
	BILD #xx:3:@aa:32	B	6 A 3 0	abs	7 7 1:IMM	0						
	BIOR #xx:3:Rd	B	7 4 1:IMM	rd								
	BIOR #xx:3:@ERd	B	7 C 0:erd	0	7 4 1:IMM	0						
	BIOR #xx:3:@aa:8	B	7 E	abs	7 4 1:IMM	0						
	BIOR #xx:3:@aa:16	B	6 A 1 0	abs	7 4 1:IMM	0						
	BIOR #xx:3:@aa:32	B	6 A 3 0	abs	7 4 1:IMM	0						
	BIST #xx:3:Rd	B	7 4 1:IMM	rd								
	BIST #xx:3:@ERd	B	7 C 0:erd	0	7 4 1:IMM	0						
	BIST #xx:3:@aa:8	B	7 E	abs	7 4 1:IMM	0						
BIST	BIST #xx:3:@aa:16	B	6 A 1 0	abs	7 4 1:IMM	0						
	BIST #xx:3:@aa:32	B	6 A 3 0	abs	7 4 1:IMM	0						
	BIST #xx:3:Rd	B	7 4 1:IMM	rd								
	BIST #xx:3:@ERd	B	7 D 0:erd	0	6 7 1:IMM	0						
	BIST #xx:3:@aa:8	B	7 F	abs	6 7 1:IMM	0						
	BIST #xx:3:@aa:16	B	6 A 1 8	abs	6 7 1:IMM	0						
	BIST #xx:3:@aa:32	B	6 A 3 8	abs	6 7 1:IMM	0						
	BIST #xx:3:Rd	B	7 4 1:IMM	rd								
	BIST #xx:3:@ERd	B	7 C 0:erd	0	7 4 1:IMM	0						
	BIST #xx:3:@aa:8	B	7 E	abs	7 4 1:IMM	0						

Instruction	Mnemonic	Op/US	Instruction Format									
			1st byte	2nd byte	3rd byte	4th byte	5th byte	6th byte	7th byte	8th byte	9th byte	10th byte
			7 B	5 1:IMM rd 0:erd 0	7 B	5 1:IMM rd 0:erd 0	7 B	5 1:IMM rd 0:erd 0	7 B	5 1:IMM rd 0:erd 0	7 B	5 1:IMM rd 0:erd 0
BIXOR	BIXOR #xx:3,Rd	B	7	5	7	5	7	5	7	5	7	5
	BIXOR #xx:3,@ERd	B	7	0:erd	7	5	1:IMM	0				
	BIXOR #xx:3,@aa:8	B	7	E	7	5	1:IMM	0				
	BIXOR #xx:3,@aa:16	B	6	A	1	0	abs	7	5	1:IMM	0	
	BIXOR #xx:3,@aa:32	B	6	A	3	0	abs					
BLD	BLD #xx:3,Rd	B	7	7	7	0:IMM rd						
	BLD #xx:3,@ERd	B	7	0:erd	7	7	0:IMM	0				
	BLD #xx:3,@aa:8	B	7	E	7	7	0:IMM	0				
	BLD #xx:3,@aa:16	B	6	A	1	0	abs	7	7	0:IMM	0	
	BLD #xx:3,@aa:32	B	6	A	3	0	abs					
BNOT	BNOT #xx:3,Rd	B	7	1	0:IMM rd							
	BNOT #xx:3,@ERd	B	7	0:erd	7	1	0:IMM	0				
	BNOT #xx:3,@aa:8	B	7	F	7	1	0:IMM	0				
	BNOT #xx:3,@aa:16	B	6	A	1	8	abs	7	1	0:IMM	0	
	BNOT #xx:3,@aa:32	B	6	A	3	8	abs					
BOR	BNOT Rn,Rd	B	6	1	rd							
	BNOT Rn,@ERd	B	7	D	0:erd	0	6	1	rd	0		
	BNOT Rn,@aa:8	B	7	F	abs	6	1	rd	0			
	BNOT Rn,@aa:16	B	6	A	1	8	abs	6	1	rd	0	
	BNOT Rn,@aa:32	B	6	A	3	8	abs					
BSET	BOR #xx:3,Rd	B	7	4	0:IMM rd							
	BOR #xx:3,@ERd	B	7	C	0:erd	0	7	4	0:IMM	0		
	BOR #xx:3,@aa:8	B	7	E	abs	7	4	0:IMM	0			
	BOR #xx:3,@aa:16	B	6	A	1	0	abs	7	4	0:IMM	0	
	BOR #xx:3,@aa:32	B	6	A	3	0	abs					
BSET	BSET #xx:3,Rd	B	7	0	0:IMM rd							
	BSET #xx:3,@ERd	B	7	D	0:erd	0	7	0	0:IMM	0		
	BSET #xx:3,@aa:8	B	7	F	abs	7	0	0:IMM	0			
	BSET #xx:3,@aa:16	B	6	A	1	8	abs	7	0	0:IMM	0	
	BSET #xx:3,@aa:32	B	6	A	3	8	abs					
BSR	BSET Rn,Rd	B	6	0	rd							
	BSET Rn,@ERd	B	7	D	0:erd	0	6	0	rd	0		
	BSET Rn,@aa:8	B	7	F	abs	6	0	rd	0			
	BSET Rn,@aa:16	B	6	A	1	8	abs	6	0	rd	0	
	BSET Rn,@aa:32	B	6	A	3	8	abs					
BST	BSR d:8	—	5	5	disp							
	BSR d:16	—	5	C	0	0						
	BST #xx:3,Rd	B	6	7	0:IMM rd							
	BST #xx:3,@ERd	B	7	D	0:erd	0	6	7	0:IMM	0		
	BST #xx:3,@aa:8	B	7	F	abs	6	7	0:IMM	0			
BST	BST #xx:3,@aa:16	B	6	A	1	8	abs	6	7	0:IMM	0	
	BST #xx:3,@aa:32	B	6	A	3	8	abs					
		B	6	A	3	8	abs					
		B	6	A	3	8	abs					
		B	6	A	3	8	abs					

Instruction	Mnemonic	Size	Instruction Format									
			1st byte	2nd byte	3rd byte	4th byte	5th byte	6th byte	7th byte	8th byte	9th byte	10th byte
			7 3	0:IMM rd	7 3	0:IMM 0						
BTST	BTST #xx:3,Rd	B	7	3	0:IMM rd	7 3	0:IMM 0					
	BTST #xx:3,@ERd	B	7	C	0:erd	0						
	BTST #xx:3,@aa:8	B	7	E	abs	7 3	0:IMM 0					
	BTST #xx:3,@aa:16	B	6	A	1	0	abs					
	BTST #xx:3,@aa:32	B	6	A	3	0	abs					
	BTST Rn,Rd	B	6	3	rn	rd						
	BTST Rn,@ERd	B	7	C	0:erd	0						
	BTST Rn,@aa:8	B	7	E	abs	6 3	rn 0					
BXOR	BTST Rn,@aa:16	B	6	A	1	0	abs					
	BTST Rn,@aa:32	B	6	A	3	0	abs					
	BXOR #xx:3,Rd	B	7	5	0:IMM rd							
	BXOR #xx:3,@ERd	B	7	C	0:erd	0						
	BXOR #xx:3,@aa:8	B	7	E	abs	7 5	0:IMM 0					
	BXOR #xx:3,@aa:16	B	6	A	1	0	abs					
	BXOR #xx:3,@aa:32	B	6	A	3	0	abs					
	CLRMAC	—	Cannot be used in the HBS/2199 Series									
CMP	CMP B #xx:8,Rd	B	A	rd	IMM							
	CMP B Rs,Rd	B	1	C	rs	rd						
	CMP W #xx:16,Rd	W	7	9	2	rd	IMM					
	CMP W Rs,Rd	W	1	D	rs	rd						
	CMP L #xx:32,ERd	L	7	A	2	0:erd						
	CMP L ERs,ERd	L	1	F	1:ers	0:erd						
	DAA Rd	B	0	F	0	rd						
	DAS Rd	B	1	F	0	rd						
DEC	DEC B Rd	B	1	A	0	rd						
	DEC W #1,Rd	W	1	B	5	rd						
	DEC W #2,Rd	W	1	B	D	rd						
	DEC L #1,ERd	L	1	B	7	0:erd						
	DEC L #2,ERd	L	1	B	F	0:erd						
	DIVXS B Rs,Rd	B	0	1	D	0	5 1	rs rd				
	DIVXS W Rs,ERd	W	0	1	D	0	5 3	rs 0:erd				
	DIVXU B Rs,Rd	B	5	1	rs	rd						
EEMOV	DIVXU W Rs,ERd	W	5	3	rs	0:erd						
	EEMOV B	—	7	B	5	C	5 9	8 F				
	EEMOV W	—	7	B	D	4	5 9	8 F				
EXTS	EXTSW Rd	W	1	7	D	rd						
	EXTSL ERd	L	1	7	F	0:erd						
EXTU	EXTUW Rd	W	1	7	5	rd						
	EXTUL ERd	L	1	7	7	0:erd						

Instruction	Mnemonic	Op-Code	Instruction Format									
			1st byte	2nd byte	3rd byte	4th byte	5th byte	6th byte	7th byte	8th byte	9th byte	10 byte
INC	INCB Rd	B	0	0	rd							
	INCW #1,Rd	W	0	B	5	rd						
	INCW #2,Rd	W	0	B	D	rd						
	INCL #1,ERd	L	0	B	7	0 : erd						
	INCL #2,ERd	L	0	B	F	0 : erd						
	JMP @ERn	—	5	9	0 : ern	0						
JMP	JMP @aa:24	—	5	A		abs						
	JMP @aa:8	—	5	B	0 : ern	0						
JSR	JSR @ERn	—	5	D								
	JSR @aa:24	—	5	E		abs						
LDC	JSR @aa:8	—	5	F		abs						
	LDC #xx:8,CCR	B	0	7		IMM						
	LDC #xx:8,EXR	B	0	1	4	1	0	7				
	LDC Rs,CCR	B	0	3	0	rs						
	LDC Rs,EXR	B	0	3	1	rs						
	LDC @ERs,CCR	W	0	1	4	0	6	9	0 : ers	0		
	LDC @ERs,EXR	W	0	1	4	1	6	9	0 : ers	0		
	LDC @(d:16,ERs),CCR	W	0	1	4	0	6	F	0 : ers	0		
	LDC @(d:16,ERs),EXR	W	0	1	4	1	6	F	0 : ers	0		
	LDC @(d:32,ERs),CCR	W	0	1	4	0	7	8	0 : ers	0		
	LDC @(d:32,ERs),EXR	W	0	1	4	1	7	8	0 : ers	0		
	LDC @ERs+,CCR	W	0	1	4	0	6	D	0 : ers	0		
	LDC @ERs+,EXR	W	0	1	4	1	6	D	0 : ers	0		
	LDC @aa:16,CCR	W	0	1	4	0	6	B	0	0		
	LDC @aa:16,EXR	W	0	1	4	1	6	B	0	0		
LDM	LDC @aa:32,CCR	W	0	1	4	0	6	B	2	0		
	LDC @aa:32,EXR	W	0	1	4	1	6	B	2	0		
	LDM L @SP+, (ERn-ERn+1)	L	0	1	1	0	6	D	7	0 : ern+1		
	LDM L @SP+, (ERn-ERn+2)	L	0	1	2	0	6	D	7	0 : ern+2		
	LDM L @SP+, (ERn-ERn+3)	L	0	1	3	0	6	D	7	0 : ern+3		
	LDMAC ERs, MACH	L										
MAC	LDMAC ERs, MACL	L										
	MAC @ERn+ @ERm+	—										
MOV	MOV B #xx:8,Rd	B	F	rd	IMM							
	MOV B Rs,Rd	B	0	C	rs	rd						
	MOV B @ERs,Rd	B	6	8	0 : ers	rd						
	MOV B @(d:16,ERs),Rd	B	6	E	0 : ers	rd						
	MOV B @(d:32,ERs),Rd	B	7	8	0 : ers	0						
	MOV B @ERs+,Rd	B	6	C	0 : ers	rd						
	MOV B @aa:8,Rd	B	2	rd		abs						
	MOV B @aa:16,Rd	B	6	A	0	rd						
	MOV B @aa:32,Rd	B	6	A	2	rd						
	MOV B Rs,@ERd	B	6	8	1 : erd	rs						
	MOV B Rs,@(d:16,ERd)	B	6	E	1 : erd	rs						
	MOV B Rs,@(d:32,ERd)	B	7	8	0 : erd	0						

Cannot be used in the H8S/2199 Series

Instruction	Mnemonic	5e	Instruction Format									
			1st byte	2nd byte	3rd byte	4th byte	5th byte	6th byte	7th byte	8th byte	9th byte	10th byte
MOV (Cont.)	MOV.B Rs,@ERd	B	6	C	1:ers	rs						
	MOV.B Rs,aa:8	B	3	rs	abs							
	MOV.B Rs,@aa:16	B	6	A	8	rs						
	MOV.B Rs,@aa:32	B	6	A	A	rs	abs					
	MOV.W #xx:16,Rd	W	7	9	0	rd						
	MOV.W Rs,Rd	W	0	D	rs	rd	IMM					
	MOV.W @ERS,Rd	W	6	9	0:ers	rd						
	MOV.W @(d:16:ERS),Rd	W	6	F	0:ers	rd						
	MOV.W @(d:32:ERS),Rd	W	7	8	0:ers	0						
	MOV.W @ERS+,Rd	W	6	D	0:ers	rd	6	B	2	rd	disp	
	MOV.W @aa:16,Rd	W	6	B	0	rd	abs					
	MOV.W @aa:32,Rd	W	6	B	2	rd	abs					
	MOV.W Rs@ERd	W	6	9	1:ers	rs						
	MOV.W Rs,@(d:16:ERd)	W	6	F	1:ers	rs	disp					
	MOV.W Rs,@(d:32:ERd)	W	7	8	0:ers	0	6	B	A	rs	disp	
	MOV.W Rs@-ERd	W	6	D	1:ers	rs	abs					
	MOV.W Rs,aa:16	W	6	B	8	rs						
	MOV.W Rs,@aa:32	W	6	B	A	rs	abs					
	MOVL #xx:32,Rd	W	7	A	0	0:ers	IMM					
	MOVL ERS,ERd	L	0	F	1:ers	0:ers						
	MOVL @ERS,ERd	L	0	1	0	0	6	9	0:ers	0:ers		
	MOVL @(d:16:ERS),ERd	L	0	1	0	0	6	F	0:ers	0:ers		
	MOVL @(d:32:ERS),ERd	L	0	1	0	0	7	8	0:ers	0	disp	
	MOVL @ERS+,ERd	L	0	1	0	0	6	D	0:ers	0:ers		
	MOVL @aa:16,ERd	L	0	1	0	0	6	B	0	0:ers	abs	
	MOVL @aa:32,ERd	L	0	1	0	0	6	B	2	0:ers	abs	
	MOVL ERS@ERd	L	0	1	0	0	6	9	1:ers	0:ers		
	MOVL ERS@(d:16:ERd)	L	0	1	0	0	6	F	1:ers	0:ers		
	MOVL ERS@(d:32:ERd) *	L	0	1	0	0	7	8	0:ers	0	disp	
	MOVL ERS@-ERd	L	0	1	0	0	6	D	1:ers	0:ers		
	MOVL ERS,aa:16	L	0	1	0	0	6	B	8	0:ers		
	MOVL ERS,@aa:32	L	0	1	0	0	6	B	A	0:ers	abs	
MOVFP	MOVFP @aa:16,Rd	B	Cannot be used in the H8S/2199 Series									
MOVTP	MOVTP Rs,@aa:16	B										
MULXS	MULXS.B Rs,Rd	B	0	1	C	0	5	0	rs	rd		
MULXU	MULXS.W Rs,Rd	W	0	1	C	0	5	2	rs	0:ers		
	MULXU.B Rs,Rd	B	5	0	rs	rd						
NEG	MULXU.W Rs,ERd	W	5	2	rs	0:ers						
	NEG.B Rd	B	1	7	8	rd						
NOP	NEG.W Rd	W	1	7	9	rd						
	NEG.L ERd	L	1	7	B	0:ers						
NOP	NOP	—	0	0	0	0						

Instruction	Mnemonic	Op/US	Instruction Format									
			1st byte	2nd byte	3rd byte	4th byte	5th byte	6th byte	7th byte	8th byte	9th byte	10th byte
			1	7	0	rd	0	ers	0	erd		
NOT	NOT.B Rd	B	1	7	0	rd						
	NOT.W Rd	W	1	7	1	rd						
	NOT.L ERd	L	1	7	3	0 : erd						
OR	ORB #xx:8.Rd	B	C	rd	IMM							
	ORB Rs.Rd	B	1	4	rs	rd						
	OR.W #xx:16.Rd	W	7	9	4	rd						
	OR.W Rs.Rd	W	6	4	rs	rd						
	OR.L #xx:32.ERd	L	7	A	4	0 : erd	IMM					
	OR.L ERs.ERd	L	0	1	F	0						
	ORC #xx:8.CCR	B	0	4	IMM							
ORC	ORC #xx:8.EXR	B	0	1	4	1	0	4	IMM			
	POP.W Rn	W	6	D	7	rn						
POP	POP.L ERn	L	0	1	0	0	6	D	7	0 : ern		
	PUSH.W Rn	W	6	D	F	rn						
PUSH	PUSH.L ERn	L	0	1	0	0	6	D	F	0 : ern		
	ROTL.B Rd	B	1	2	8	rd						
	ROTL.B #2, Rd	B	1	2	C	rd						
	ROTL.W Rd	W	1	2	9	rd						
	ROTL.W #2, Rd	W	1	2	D	rd						
	ROTL.L ERd	L	1	2	B	0 : erd						
	ROTL.L #2, ERd	L	1	2	F	0 : erd						
ROTR	ROTR.B Rd	B	1	3	8	rd						
	ROTR.B #2, Rd	B	1	3	C	rd						
	ROTR.W Rd	W	1	3	9	rd						
	ROTR.W #2, Rd	W	1	3	D	rd						
	ROTR.L ERd	L	1	3	B	0 : erd						
	ROTR.L #2, ERd	L	1	3	F	0 : erd						
	ROTXL.B Rd	B	1	2	0	rd						
ROTXL	ROTXL.B #2, Rd	B	1	2	4	rd						
	ROTXL.W Rd	W	1	2	1	rd						
	ROTXL.W #2, Rd	W	1	2	5	rd						
	ROTXL.L ERd	L	1	2	3	0 : erd						
	ROTXL.L #2, ERd	L	1	2	7	0 : erd						
	ROTXR.B Rd	B	1	3	0	rd						
	ROTXR.B #2, Rd	B	1	3	4	rd						
ROTXR	ROTXR.W Rd	W	1	3	1	rd						
	ROTXR.W #2, Rd	W	1	3	5	rd						
	ROTXR.L ERd	L	1	3	3	0 : erd						
	ROTXR.L #2, ERd	L	1	3	7	0 : erd						
	RTE	—	5	6	7	0						
RTS	RTS	—	5	4	7	0						

Instruction	Mnemonic	9725									
		1st byte	2nd byte	3rd byte	4th byte	5th byte	6th byte	7th byte	8th byte	9th byte	10th byte
SHAL	SHAL.B Rd	B 1 0 8 rd									
	SHAL.B #2, Rd	B 1 0 C rd									
	SHAL.W Rd	W 1 0 0 9 rd									
	SHAL.W #2, Rd	W 1 0 D rd									
	SHALL.Erd	L 1 0 B 0 :erd									
	SHALL.#2, Erd	L 1 0 F 0 :erd									
SHAR	SHAR.B Rd	B 1 1 8 rd									
	SHAR.B #2, Rd	B 1 1 C rd									
	SHAR.W Rd	W 1 1 9 rd									
	SHAR.W #2, Rd	W 1 1 D rd									
	SHAR.L.Erd	L 1 1 B 0 :erd									
	SHAR.L.#2, Erd	L 1 1 F 0 :erd									
SHLL	SHLL.B Rd	B 1 0 0 rd									
	SHLL.B #2, Rd	B 1 0 4 rd									
	SHLL.W Rd	W 1 0 1 rd									
	SHLL.W #2, Rd	W 1 0 5 rd									
	SHLLL.Erd	L 1 0 3 0 :erd									
	SHLLL.#2, Erd	L 1 0 7 0 :erd									
SHLR	SHLRL.B Rd	B 1 1 0 rd									
	SHLR.B #2, Rd	B 1 1 4 rd									
	SHLR.W Rd	W 1 1 1 rd									
	SHLR.W #2, Rd	W 1 1 5 rd									
	SHLRL.Erd	L 1 1 3 0 :erd									
	SHLRL.#2, Erd	L 1 1 7 0 :erd									
SLEEP	SLEEP	— 0 1 8 0									
STC	STC.B CCR.Rd	B 0 2 0 rd									
	STC.B EXR.Rd	B 0 2 1 rd									
	STC.W CCR.@Erd	W 0 1 4 0 6 9 1 :erd 0									
	STC.W EXR.@Erd	W 0 1 4 0 6 9 1 :erd 0									
	STC.W CCR,@(d:16,Erd)	W 0 1 4 0 6 F 1 :erd 0									
	STC.W EXR,@(d:16,Erd)	W 0 1 4 0 6 F 1 :erd 0									
STM	STC.W CCR,@(d:32,Erd)	W 0 1 4 0 7 8 0 :erd 0									
	STC.W EXR,@(d:32,Erd)	W 0 1 4 0 7 8 0 :erd 0									
	STC.W CCR.@Erd	W 0 1 4 0 6 D 1 :erd 0									
	STC.W EXR.@Erd	W 0 1 4 0 6 D 1 :erd 0									
	STC.W CCR,@aa:16	W 0 1 4 0 6 B 8 0									
	STC.W EXR,@aa:16	W 0 1 4 0 6 B 8 0									
STMAC	STC.W CCR,@aa:32	W 0 1 4 0 6 B A 0									
	STC.W EXR,@aa:32	W 0 1 4 0 6 B A 0									
	STM.L(ERn-ERn+1), @-SP	L 0 1 1 0 6 D F 0 :ern									
	STM.L(ERn-ERn+2), @-SP	L 0 1 2 0 6 D F 0 :ern									
	STM.L(ERn-ERn+3), @-SP	L 0 1 3 0 6 D F 0 :ern									
	STMAC	STMAC MACL.Erd	L								

Instruction	Mnemonic	Op/US	Instruction Format									
			1st byte	2nd byte	3rd byte	4th byte	5th byte	6th byte	7th byte	8th byte	9th byte	10th byte
SUB	SUB.B Rs,Rd	B	1 8	rs rd								
	SUB.W #xx:16,Rd	W	7 9	3 rd								
	SUB.W Rs,Rd	W	1 9	rd		IMM						
	SUB.L #xx:32,ERd	L	7 A	3 0 :erd								
	SUB.L ERs,ERd	L	1 A	1 :ers 0 :erd			IMM					
SUBS	SUBS #1,ERd	L	1 B	0 0 :erd								
	SUBS #2,ERd	L	1 B	8 0 :erd								
	SUBS #4,ERd	L	1 B	9 0 :erd								
	SUBX #xx:8,Rd	B	B rd	IMM								
	SUBX Rs,Rd	B	1 E	rs rd								
TAS	TAS @ERd	B	0 1	E 0	7 B 0 :erd C							
TRAPA	TRAPA #x:2	—	5 7	00 :IMM 0								
XOR	XOR.B #xx:8,Rd	B	D rd	IMM								
	XOR.B Rs,Rd	B	1 5	rs rd								
	XOR.W #xx:16,Rd	W	7 9	5 rd								
	XOR.W Rs,Rd	W	6 5	rs rd		IMM						
	XOR.L #xx:32,ERd	L	7 A	5 0 :erd								
	XOR.L ERs,ERd	L	0 1	F 0	6 5 0 :ers 0 :erd							
XORC	XORC #xx:8,CCR	B	0 5	IMM								
	XORC #xx:8,EXR	B	0 1	4 1	0 5	IMM						

Notes: * Either 1 or 0 can be set to bit 7 in 4th byte of MOV.L ERs, @(d: 32, ERd) instruction.

IMM : Immediate data (2, 3, 8, 16, 32 bits)

abs : Absolute address (8, 16, 24, 32 bits)

disp : Displacement (8, 16, 32 bits)

rs, rd, rn : Register fields (8-bit register or 16-bit register is selected in 4 bits. rs, rd and rn correspond to the operand type Rs, Rd, and Rn respectively.)
ers, erd, erm, erm : Register fields (address register or 32-bit register is selected in 3 bits. ers, erd erm and erm correspond to the operand type ERs, ERd, ERn and Rm respectively.)

The following table shows the correspondence between the register field and the general register.

Address Register, 32-bit Register		16-bit Register		8-bit Register	
Register Field	General Register	Register Field	General Register	Register Field	General Register
000	ER0	0000	R0	0000	R0H
001	ER1	0001	R1	0001	R1H
:	:	:	:	:	:
:	:	:	:	:	:
:	:	:	:	:	:
:	:	:	:	:	:
111	ER7	0111	R7	0111	R7H
		1000	E0	1000	R0L
		1001	E1	1001	R1L
		:	:	:	:
		:	:	:	:
		:	:	:	:
		:	:	:	:
		1111	E7	1111	R7L

A.3 Operation Code Map

Table A.10 shows an operation code map.

Table A.10 Operation Code Map

Instruction code:

1st byte2nd byte

AH AL BH BL

BH highest bit is set to 0.

BH highest bit is set to 1

AL	0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F
AH	NOP	Table A.2	STC	LDC	ORC	XORC	ANDC	LDC	ADD		Table A.2	Table A.2	MOV		ADDX	Table A.2
	Table A.2	Table A.2	Table A.2	Table A.2	OR	XOR	AND	Table A.2	SUB		Table A.2	Table A.2	CMP		SUBX	Table A.2
2	MOV.B															
3																
4	BRA	BRN	BHI	BLS	BCC	BCS	BNE	BEQ	BVC	BVS	BPL	BMI	BGE	BLT	BGT	BLE
5	MULXU	DIVXU	MULXU	DIVXU	RTS	BSR	RTE	TRAPA	Table A.2		JMP		BSR		JSR	
6	BSET	BNOT	BCLR	BTST	OR	XOR	AND	BST	MOV		Table A.2			MOV		
7					BOR	BXOR	BAND	BLD	MOV	Table A.2	Table A.2	EEPMOV		Table A.2		
8	ADD															
9	ADDX															
A	CMP															
B	SUBX															
C	OR															
D	XOR															
E	AND															
F	MOV															

Note: * Cannot be used in this LSI

1st byte		2nd byte	
AH	AL	BH	BL


Instruction code:

BH	0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F
AH	01	MOV	LDM	STM	LDC	STC	MAC*		SLEEP		CLRMAC*			Table A.2	Table A.2	Table A.2
0A	INC	ADD														
0B	ADDS					INC		INC		ADDS				INC		INC
0F	DAA	MOV														
10	SHLL				SHLL			SHLL		SHAL			SHAL			SHAL
11	SHLR				SHLR			SHLR		SHAR			SHAR			SHAR
12	ROTXL				ROTXL			ROTXL		ROTL			ROTL			ROTL
13	ROTXR				ROTXR			ROTXR		ROTR			ROTR			ROTR
17	NOT			NOT		EXTU		EXTU		NEG		NEG		EXTS		EXTS
1A	DEC	SUB														
1B	SUBS					DEC		DEC		SUBS				DEC		DEC
1F	DAS	CMP														
58	BRA	BRN	BHI	BLS	BCC	BCS	BNE	BEQ	BVC	BVS	BPL	BMI	BGE	BLT	BGT	BLE
6A	MOV	Table A.2	MOV	Table A.2	MOVFP*				MOV		MOV					
79	MOV	ADD	CMP	SUB	OR	XOR	AND									
7A	MOV	ADD	CMP	SUB	OR	XOR	AND									

Note: * Cannot be used in this LSI

Instruction code:

1st byte		2nd byte		3rd byte		4th byte	
AH	AL	BH	BL	CH	CL	DH	DL




CL AH/ALBH/BLCH	0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F
01C05	MULXS		MULXS													
01D05		DIVXS		DIVXS												
01F06					OR	XOR	AND									
7C06 *1				BTST												
7C07 *1				BTST	BOR BIOR	BXOR BIXOR	BAND BIAND	BLD BILD								
7D06 *1	BSET	BNOT	BCLR					BST BIST								
7D07 *1	BSET	BNOT	BCLR													
7Eaa6 *2				BTST												
7Eaa7 *2				BTST	BOR BIOR	BXOR BIXOR	BAND BIAND	BLD BILD								
7Faaf *2	BSET	BNOT	BCLR					BST BIST								
7Faaf *2	BSET	BNOT	BCLR													

Notes: 1. r is the register specification section.
2. Absolute address is set at aa.

Instruction code:


1st byte		2nd byte		3th byte		4th byte		5th byte		6th byte	
AH	AL	BH	BL	CH	CL	DH	DL	EH	EL	FH	FL



EL AAH/BH/LCH/CL/DH/EH	0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F
6A10aaaaa6*																
6A10aaaaa7*				BTST	BOR	BXOR	BAND	BLD								
					BIOR	BIXOR	BIAND	BILD								
6A18aaaaa6*								BST								
								BIST								
6A18aaaaa7*																

Instruction code:

1st byte		2nd byte		3rd byte		4th byte		5th byte		6th byte		7th byte		8th byte	
AH	AL	BH	BL	CH	CL	DH	DL	EH	EL	FH	FL	GH	GL	HH	HL



GL AAH/BH/L.../FH/IGH	0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F
6A30aaaaaaa6*																
6A30aaaaaaa7*				BTST	BOR	BXOR	BAND	BLD								
					BIOR	BIXOR	BIAND	BILD								
6A38aaaaaaa6*								BST								
								BIST								
6A38aaaaaaa7*																

Note: * Absolute address is set at aa.

A.4 Number of Execution States

This section explains execution state and how to calculate the number of execution states for each instruction of the H8S/2000 CPU.

Table A.12 indicates number of cycles of instruction fetch and data read/write during instruction execution, and table A.11 indicates number of states required for each instruction size.

The number of execution states can be obtained from the equation below.

$$\text{Number of execution states} = I \cdot S_I + J \cdot S_J + K \cdot S_K + L \cdot S_L + M \cdot S_M + N \cdot S_N$$

Examples of Execution State Number Calculation

The conditions are as follows: In advanced mode, program and stack areas are set in the on-chip memory, a wait is inserted every 2 states in the on-chip supporting module access with 8-bit bus width.

1. BSET #0, @FFFFC7:8

From Table A.12,

$$I = L = 2, J = K = M = N = 0$$

From Table A.11,

$$S_I = 1, S_L = 2$$

$$\text{Number of execution states} = 2 \times 1 + 2 \times 2 = 6$$

2. JSR @@30

From Table A.12,

$$I = J = K = 2, L = M = N = 0$$

From Table A.11,

$$S_I = S_J = S_K = 1$$

$$\text{Number of execution states} = 2 \times 1 + 2 \times 1 + 2 \times 1 = 6$$

Table A.11 Number of States Required for Each Execution Status (Cycle)

Execution Status (Cycle)	Target of Access		
	On-Chip Memory	On-Chip Supporting Module	
		8-bit bus	16-bit bus
Instruction fetch S_I	1	—	—
Branch address read S_J			
Stack operation S_K			
Byte data access S_L		2	2
Word data access S_M		4	
Internal operation S_N	1		

Table A.12 Instruction Execution Status (Number of Cycles)

Instruction	Mnemonic	Instruction Fetch	Branch Address Read	Stack Operation	Byte Data Access	Word Data Access	Internal Operation
		I	J	K	L	M	N
ADD	ADD.B #xx:8,Rd	1					
	ADD.B Rs, Rd	1					
	ADD.W #xx:16,Rd	2					
	ADD.W Rs,Rd	1					
	ADD.L #xx:32,ERd	3					
	ADD.L ERs,ERd	1					
ADDS	ADDS #1/2/4,ERd	1					
ADDX	ADDX #xx:8,Rd	1					
	ADDX Rs,Rd	1					
AND	AND.B #xx:8,Rd	1					
	AND.B Rs,Rd	1					
	AND.W #xx:16,Rd	2					
	AND.W Rs,Rd	1					
	AND.L #xx:32,ERd	3					
	AND.L ERs,ERd	2					
ANDC	ANDC #xx:8,CCR	1					
	ANDC #xx:8,EXR	2					
BAND	BAND #xx:3,Rd	1					
	BAND #xx:3,@ERd	2			1		
	BAND #xx:3@aa:8	2			1		
	BAND #xx:3@aa:16	3			1		
	BAND #xx:3@aa:32	4			1		
Bcc	BRA d:8 (BT d:8)	2					
	BRN d:8 (BF d:8)	2					
	BHI d:8	2					
	BLS d:8	2					
	BCC d:8 (BHS d:8)	2					
	BCS d:8 (BLO d:8)	2					
	BNE d:8	2					
	BEQ d:8	2					
	BVC d:8	2					
	BVS d:8	2					
	BPL d:8	2					
	BMI d:8	2					
	BGE d:8	2					
	BLT d:8	2					
	BGT d:8	2					
	BLE d:8	2					
	BRA d:16 (BT d:16)	2					1
	BRN d:16 (BF d:16)	2					1
	BHI d:16	2					1
	BLS d:16	2					1
	BCC d:16 (BHS d:16)	2					1
	BCS d:16 (BLO d:16)	2					1
	BNE d:16	2					1
	BEQ d:16	2					1
	BVC d:16	2					1
	BVS d:16	2					1
	BPL d:16	2					1
	BMI d:16	2					1
	BGE d:16	2					1
	BLT d:16	2					1

Instruction	Mnemonic	Instruction	Branch	Stack	Byte Data	Word Data	Internal
		Fetch	Address				
		I	J	K	L	M	N
Bcc	BGT d:16	2					1
	BLE d:16	2					1
BCLR	BCLR #xx:3,Rd	1					
	BCLR #xx:3,@ERd	2			2		
	BCLR #xx:3,@aa:8	2			2		
	BCLR #xx:3,@aa:16	3			2		
	BCLR #xx:3,@aa:32	4			2		
	BCLR Rn,Rd	1					
	BCLR Rn,@ERd	2			2		
	BCLR Rn,@aa:8	2			2		
	BCLR Rn,@aa:16	3			2		
	BCLR Rn,@aa:32	4			2		
BIAND	BIAND #xx:3,Rd	1					
	BIAND #xx:3,@ERd	2			1		
	BIAND #xx:3,@aa:8	2			1		
	BIAND #xx:3,@aa:16	3			1		
	BIAND #xx:3,@aa:32	4			1		
BILD	BILD #xx:3,Rd	1					
	BILD #xx:3,@ERd	2			1		
	BILD #xx:3,@aa:8	2			1		
	BILD #xx:3,@aa:16	3			1		
	BILD #xx:3,@aa:32	4			1		
BIOR	BIOR #xx:8,Rd	1					
	BIOR #xx:8,@ERd	2			1		
	BIOR #xx:8,@aa:8	2			1		
	BIOR #xx:8,@aa:16	3			1		
	BIOR #xx:8,@aa:32	4			1		
BIST	BIST #xx:3,Rd	1					
	BIST #xx:3,@ERd	2			2		
	BIST #xx:3,@aa:8	2			2		
	BIST #xx:3,@aa:16	3			2		
	BIST #xx:3,@aa:32	4			2		
BIXOR	BIXOR #xx:3,Rd	1					
	BIXOR #xx:3,@ERd	2			1		
	BIXOR #xx:3,@aa:8	2			1		
	BIXOR #xx:3,@aa:16	3			1		
	BIXOR #xx:3,@aa:32	4			1		
BLD	BLD #xx:3,Rd	1					
	BLD #xx:3,@ERd	2			1		
	BLD #xx:3,@aa:8	2			1		
	BLD #xx:3,@aa:16	3			1		
	BLD #xx:3,@aa:32	4			1		
BNOT	BNOT #xx:3,Rd	1					
	BNOT #xx:3,@ERd	2			2		
	BNOT #xx:3,@aa:8	2			2		
	BNOT #xx:3,@aa:16	3			2		
	BNOT #xx:3,@aa:32	4			2		
	BNOT Rn,Rd	1					
	BNOT Rn,@ERd	2			2		
	BNOT Rn,@aa:8	2			2		
	BNOT Rn,@aa:16	3			2		

Instruction	Mnemonic	Instruction	Branch	Stack	Byte Data	Word Data	Internal
		Fetch	Address				
		I	J	K	L	M	N
BNOT	BNOT Rn,@aa:32	4			2		
BOR	BOR #xx:3,Rd	1					
	BOR #xx:3,@ERd	2			1		
	BOR #xx:3,@aa:8	2			1		
	BOR #xx:3,@aa:16	3			1		
	BOR #xx:3,@aa:32	4			1		
BSET	BSET #xx:3,Rd	1					
	BSET #xx:3,@ERd	2			2		
	BSET #xx:3,@aa:8	2			2		
	BSET #xx:3,@aa:16	3			2		
	BSET #xx:3,@aa:32	4			2		
	BSET Rn,Rd	1					
	BSET Rn,@ERd	2			2		
	BSET Rn,@aa:8	2			2		
	BSET Rn,@aa:16	3			2		
	BSET Rn,@aa:32	4			2		
BSR	BSR d:8	2		2			
	BSR d:16	2		2			1
BST	BST #xx:3,Rd	1					
	BST #xx:3,@ERd	2			2		
	BST #xx:3,@aa:8	2			2		
	BST #xx:3,@aa:16	3			2		
	BST #xx:3,@aa:32	4			2		
BTST	BTST #xx:3,Rd	1					
	BTST #xx:3,@ERd	2			1		
	BTST #xx:3,@aa:8	2			1		
	BTST #xx:3,@aa:16	3			1		
	BTST #xx:3,@aa:32	4			1		
	BTST Rn,Rd	1					
	BTST Rn,@ERd	2			1		
	BTST Rn,@aa:8	2			1		
	BTST Rn,@aa:16	3			1		
	BTST Rn,@aa:32	4			1		
BXOR	BXOR #xx:3,Rd	1					
	BXOR #xx:3,@ERd	2			1		
	BXOR #xx:3,@aa:8	2			1		
	BXOR #xx:3,@aa:16	3			1		
	BXOR #xx:3,@aa:32	4			1		
CLRMAC	CLRMAC	Cannot be used in this LSI.					
CMP	CMP.B #xx:8,Rd	1					
	CMP.B Rs,Rd	1					
	CMP.W #xx:16,Rd	2					
	CMP.W Rs,Rd	1					
	CMP.L #xx:32,ERd	3					
	CMP.L ERs,ERd	1					
DAA	DAA Rd	1					
DAS	DAS Rd	1					

Instruction	Mnemonic	Instruction	Branch	Stack	Byte Data	Word Data	Internal
		Fetch	Address				
		I	J	K	L	M	N
DEC	DEC.B Rd	1					
	DEC.W #1/2,Rd	1					
	DEC.L #1/2 ERd	1					
DIVXS	DIVXS.B Rs,Rd	2					11
	DIVXS.W Rs,ERd	2					19
DIVXU	DIVXU.B Rs,Rd	1					11
	DIVXU.W Rs,ERd	1					19
EEPMOV	EEPMOV.B	2			2n+2 ²²		
	EEPMOV.W	2			2n+2 ²²		
EXTS	EXTS.W Rd	1					
	EXTS.L ERd	1					
EXTU	EXTU.W Rd	1					
	EXTU.L ERd	1					
INC	INC.B Rd	1					
	INC.W #1/2,Rd	1					
	INC.L #1/2,ERd	1					
JMP	JMP @ERN	2					
	JMP @aa:24	2					1
	JMP @@aa:8	2	2				1
JSR	JSR @ERn	2		2			
	JSR @aa:24	2		2			1
	JSR @@aa:8	2	2	2			
LDC	LDC #xx:8,CCR	1					
	LDC #xx:8,EXR	2					
	LDC Rs,CCR	1					
	LDC Rs,EXR	1					
	LDC @ERs,CCR	2				1	
	LDC @ERs,EXR	2				1	
	LDC @(d:16,ERs),CCR	3				1	
	LDC @(d:16,ERs),EXR	3				1	
	LDC @(d:32,ERs),CCR	5				1	
	LDC @(d:32,ERs),EXR	5				1	
	LDC @ERs+,CCR	2				1	1
	LDC @ERs+,EXR	2				1	1
	LDC @aa:16,CCR	3				1	
	LDC @aa:16,EXR	3				1	
	LDC @aa:32,CCR	4				1	
	LDC @aa:32,EXR	4				1	
LDM	LDM.L	2		4			1
	@SP+,(ERn-ERn+1)						
	LDM.L	2		6			1
	@SP+,(ERn-ERn+2)						
LDM.L	LDM.L	2		8			1
	@SP+,(ERn-ERn+3)						
LDMAC	LDMAC ERs,MACH	Cannot be used in this LSI.					
	LDMAC ERs,MACL						
MAC	MAC @ERn+,@ERm+						

Instruction	Mnemonic	Instruction	Branch	Stack	Byte Data	Word Data	Internal
		Fetch	Address				
		I	J	K	L	M	N
MOV	MOV.B #xx:8,Rd	1					
	MOV.B Rs,Rd	1					
	MOV.B @ERs,Rd	1			1		
	MOV.B @(d:16,ERs),Rd	2			1		
	MOV.B @(d:32,ERs),Rd	4			1		
	MOV.B @ERs+,Rd	1			1		1
	MOV.B @aa:8,Rd	1			1		
	MOV.B @aa:16,Rd	2			1		
	MOV.B @aa:32,Rd	3			1		
	MOV.B Rs,@ERd	1			1		
	MOV.B Rs,@(d:16,ERd)	2			1		
	MOV.B Rs,@(d:32,ERd)	4			1		
	MOV.B Rs,@-ERd	1			1		1
	MOV.B Rs,@aa:8	1			1		
	MOV.B Rs,@aa:16	2			1		
	MOV.B Rs,@aa:32	3			1		
	MOV.W #xx:16,Rd	2					
	MOV.W Rs,Rd	1					
	MOV.W @ERs,Rd	1				1	
	MOV.W @(d:16,ERs),Rd	2				1	
	MOV.W @(d:32,ERs),Rd	4				1	
	MOV.W @ERs+,Rd	1				1	1
	MOV.W @aa:16,Rd	2				1	
	MOV.W @aa:32,Rd	3				1	
	MOV.W Rs,@ERd	1				1	
	MOV.W Rs,@(d:16,ERd)	2				1	
	MOV.W Rs,@(d:32,ERd)	4				1	
	MOV.W Rs,@-ERd	1				1	1
	MOV.W Rs,@aa:16	2				1	
	MOV.W Rs,@aa:32	3				1	
	MOV.L #xx:32,ERd	3					
	MOV.L ERs,ERd	1					
	MOV.L @ERs,ERd	2				2	
	MOV.L @(d:16,ERs),ERd	3				2	
	MOV.L @(d:32,ERs),ERd	5				2	
	MOV.L @ERs+,ERd	2				2	1
	MOV.L @aa:16,ERd	3				2	
	MOV.L @aa:32,ERd	4				2	
	MOV.L ERs,@ERd	2				2	
	MOV.L ERs,@(d:16,ERd)	3				2	
	MOV.L ERs,@(d:32,ERd)	5				2	
	MOV.L ERs,@-ERd	2				2	1
	MOV.L ERs,@aa:16	3				2	
	MOV.L ERs,@aa:32	4				2	
MOVFP	MOVFP @aa:16,Rd	Cannot be used in this LSI.					
MOVTP	MOVTP Rs,@aa:16						
MULXS	MULXS.B Rs,Rd	2					11
	MULXS.W Rs,ERd	2					19
MULXU	MULXU.B Rs,Rd	1					11
	MULXU.W Rs,ERd	1					19

Instruction	Mnemonic	Instruction	Branch	Stack	Byte Data	Word Data	Internal
		Fetch	Address				
		I	J	K	L	M	N
NEG	NEG.B Rd	1					
	NEG.W Rd	1					
	NEG.L ERd	1					
NOP	NOP	1					
NOT	NOT.B Rd	1					
	NOT.W Rd	1					
	NOT.L ERd	1					
OR	OR.B #xx:8,Rd	1					
	OR.B Rs,Rd	1					
	OR.W #xx:16,Rd	2					
	OR.W Rs,Rd	1					
	OR.L #xx:32,ERd	3					
	OR.L ERs,ERd	2					
ORC	ORC #xx:8,CCR	1					
	ORC #xx:8,EXR	2					
POP	POP.W Rn	1				1	1
	POP.L ERn	2				2	1
PUSH	PUSH.W Rn	1				1	1
	PUSH.L ERn	2				2	1
ROTL	ROTL.B Rd	1					
	ROTL.B #2,Rd	1					
	ROTL.W Rd	1					
	ROTL.W #2,Rd	1					
	ROTL.L ERd	1					
	ROTL.L #2,ERd	1					
ROTR	ROTR.B Rd	1					
	ROTR.B #2,Rd	1					
	ROTR.W Rd	1					
	ROTR.W #2,Rd	1					
	ROTR.L ERd	1					
	ROTR.L #2,ERd	1					
ROTXL	ROTXL.B Rd	1					
	ROTXL.B #2,Rd	1					
	ROTXL.W Rd	1					
	ROTXL.W #2,Rd	1					
	ROTXL.L ERd	1					
	ROTXL.L #2,ERd	1					
ROTXR	ROTXR.B Rd	1					
	RPTXR.B #2,Rd	1					
	ROTXR.W Rd	1					
	ROTXR.W #2,Rd	1					
	ROTXR.L ERd	1					
	ROTXR.L #2,ERd	1					
RTE	RTE	2		2/3 ¹			1
RTS	RTS	2		2			1

Instruction	Mnemonic	Instruction	Branch	Stack	Byte Data	Word Data	Internal
		Fetch	Address				
		I	J	K	L	M	N
SHAL	SHAL.B Rd	1					
	SHAL.B #2,Rd	1					
	SHAL.W Rd	1					
	SHAL.W #2,Rd	1					
	SHAL.L ERd	1					
	SHAL.L #2,ERd	1					
SHAR	SHAR.B Rd	1					
	SHAR.B #2,Rd	1					
	SHAR.W Rd	1					
	SHAR.W #2,Rd	1					
	SHAR.L ERd	1					
	SHAR.L #2,ERd	1					
SHLL	SHLL.B Rd	1					
	SHLL.B #2,Rd	1					
	SHLL.W Rd	1					
	SHLL.W #2,Rd	1					
	SHLL.L ERd	1					
	SHLL.L #2,ERd	1					
SHLR	SHLR.B Rd	1					
	SHLR.B #2,Rd	1					
	SHLR.W Rd	1					
	SHLR.W #2,Rd	1					
	SHLR.L ERd	1					
	SHLR.L #2,ERd	1					
SLEEP	SLEEP	1					1
STC	STC.B CCR,Rd	1					
	STC.B EXR,Rd	1					
	STC.W CCR,@ERd	2				1	
	STC.W EXR,@ERd	2				1	
	STC.W CCR,@(d:16,ERd)	3				1	
	STC.W EXR,@(d:16,ERd)	3				1	
	STC.W CCR,@(d:32,ERd)	5				1	
	STC.W EXR,@(d:32,ERd)	5				1	
	STC.W CCR,@-ERd	2				1	1
	STC.W EXR,@-ERd	2				1	1
	STC.W CCR,@aa:16	3				1	
	STC.W EXR,@aa:16	3				1	
	STC.W CCR,@aa:32	4				1	
	STC.W EXR,@aa:32	4				1	
STM	STM.L (ERn-ERn+1),@-Sp	2		4			1
	STM.L (ERn-ERn+2),@-Sp	2		6			1
	STM.L (ERn-ERn+3),@-Sp	2		8			1
STMAC	STMAC MACH,ERd STMAC MACL,ERd	Cannot be used in this LSI.					
SUB	SUB.B Rs,Rd	1					
	SUB.W #xx:16,Rd	2					
	SUB.W Rs,Rd	1					
	SUB.L #xx:32,ERd	3					
	SUB.L ERs,ERd	1					
SUBS	SUBS #1/2/4,ERd	1					


Instruction	Mnemonic	Instruction	Branch	Stack	Byte Data	Word Data	Internal
		Fetch	Address				
		I	J	K	L	M	N
SUBX	SUBX #xx:8,Rd	1					
	SUBX Rs,Rd	1					
TAS	TAS @ERd	2			2		
TRAPA	TRAPA #x:2	2	2	2/3 ¹			2
XOR	XOR.B #xx:8,Rd	1					
	XOR.B Rs,Rd	1					
	XOR.W #xx:16,Rd	2					
	XOR.W Rs,Rd	1					
	XOR.L #xx:32,ERd	3					
XORC	XORC #xx:8,CCR	1					
	XORC #xx:8,EXR	2					

Notes: 1. 3 applies when EXR is valid, and 2 applies when invalid.
2. Applies when the transfer data is n bytes.

A.5 Bus Status during Instruction Execution

Table A.13 indicates execution status of each instruction available in this LSI. For the number of states required for each execution status, see table A.11, Number of States Required for Each Execution Status (Cycle).

Interpreting the Table



R : B	Read by byte
R : W	Read by word
W : B	Write by byte
W : W	Write by word
: M	Bus not transferred immediately after this cycle
2nd	Address of the 2nd word (3rd and 4th bytes)
3rd	Address of the 3rd word (5th and 6th bytes)
4th	Address of the 4th word (7th and 8th bytes)
5th	Address of the 5th word (9th and 10th bytes)
NEXT	The head address of the instruction immediately after the instruction currently being executed
EA	Execution address
VEC	Vector address

Table A.13 Instruction Execution Status

Instruction	1	2	3	4	5	6	7	8	9
ADD.B #xx:8,Rd	R:W NEXT								
ADD.B Rs,Rd	R:W NEXT								
ADD.W #xx:16,Rd	R:W 2nd	R:W NEXT							
ADD.W Rs,Rd	R:W NEXT								
ADD.L #xx:32,ERd	R:W 2nd	R:W 3rd	R:W NEXT						
ADD.L ERs,ERd	R:W NEXT								
ADDS #1/2/4,ERd	R:W NEXT								
ADDX #xx:8,Rd	R:W NEXT								
ADDX Rs,Rd	R:W NEXT								
AND.B #xx:8,Rd	R:W NEXT								
AND.B Rs,Rd	R:W NEXT								
AND.W #xx:16,Rd	R:W 2nd	R:W NEXT							
AND.W Rs,Rd	R:W NEXT								
AND.L #xx:32,ERd	R:W 2nd	R:W 3rd	R:W NEXT						
AND.L ERs,ERd	R:W 2nd	R:W NEXT							
ANDC #xx:8,CCR	R:W NEXT								
ANDC #xx:8,EXR	R:W 2nd	R:W NEXT							
BAND #xx:3,Rd	R:W NEXT								
BAND #xx:3,@ERd	R:W 2nd	R:B EA	R:W:M NEXT						
BAND #xx:3,@aa:8	R:W 2nd	R:B EA	R:W:M NEXT						
BAND #xx:3,@aa:16	R:W 2nd	R:W 3rd	R:B EA	R:W:M NEXT					
BAND #xx:3,@aa:32	R:W 2nd	R:W 3rd	R:W 4th	R:B EA	R:W:M NEXT				
BRA d:8 (BT d:8)	R:W NEXT	R:W EA							
BRN d:8 (BF d:8)	R:W NEXT	R:W EA							
BHI d:8	R:W NEXT	R:W EA							
BLS d:8	R:W NEXT	R:W EA							
BCC d:8 (BHS d:8)	R:W NEXT	R:W EA							
BCS d:8 (BLO d:8)	R:W NEXT	R:W EA							
BNE d:8	R:W NEXT	R:W EA							
BEQ d:8	R:W NEXT	R:W EA							
BVC d:8	R:W NEXT	R:W EA							
BVS d:8	R:W NEXT	R:W EA							
BPL d:8	R:W NEXT	R:W EA							
BMI d:8	R:W NEXT	R:W EA							
BGE d:8	R:W NEXT	R:W EA							

Instruction	1	2	3	4	5	6	7	8	9
BLT d:8	R:W NEXT	R:W EA							
BGT d:8	R:W NEXT	R:W EA							
BLE d:8	R:W NEXT	R:W EA							
BRA d:16 (BT d:16)	R:W 2nd	Internal operation 1 state	R:W EA						
BRN d:16 (BF d:16)	R:W 2nd	Internal operation 1 state	R:W EA						
BHI d:16	R:W 2nd	Internal operation 1 state	R:W EA						
BLS d:16	R:W 2nd	Internal operation 1 state	R:W EA						
BCC d:16 (BHS d:16)	R:W 2nd	Internal operation 1 state	R:W EA						
BCS d:16 (BLO d:16)	R:W 2nd	Internal operation 1 state	R:W EA						
BNE d:16	R:W 2nd	Internal operation 1 state	R:W EA						
BEQ d:16	R:W 2nd	Internal operation 1 state	R:W EA						
BVC d:16	R:W 2nd	Internal operation 1 state	R:W EA						
BVS d:16	R:W 2nd	Internal operation 1 state	R:W EA						
BPL d:16	R:W 2nd	Internal operation 1 state	R:W EA						
BMI d:16	R:W 2nd	Internal operation 1 state	R:W EA						
BGE d:16	R:W 2nd	Internal operation 1 state	R:W EA						
BLT d:16	R:W 2nd	Internal operation 1 state	R:W EA						
BGT d:16	R:W 2nd	Internal operation 1 state	R:W EA						

Instruction	1	2	3	4	5	6	7	8	9
BLE d:16	R:W 2nd	Internal operation 1 state	R:W EA						
BCLR #xx:3,Rd	R:W NEXT								
BCLR #xx:3,@ERd	R:W 2nd	R:B:M EA	R:W:M NEXT	W:B EA					
BCLR #xx:3,@aa:8	R:W 2nd	R:B:M EA	R:W:M NEXT	W:B EA					
BCLR #xx:3,@aa:16	R:W 2nd	R:W 3rd	R:B:M EA	R:W:M NEXT	W:B EA				
BCLR #xx:3,@aa:32	R:W 2nd	R:W 3rd	R:W 4th	R:B:M EA	R:W:M NEXT	W:B EA			
BCLR Rn,Rd	R:W NEXT								
BCLR Rn,@ERd	R:W 2nd	R:B:M EA	R:W:M NEXT	W:B EA					
BCLR Rn,@aa:8	R:W 2nd	R:B:M EA	R:W:M NEXT	W:B EA					
BCLR Rn,@aa:16	R:W 2nd	R:W 3rd	R:B:M EA	R:W:M NEXT	W:B EA				
BCLR Rn,@aa:32	R:W 2nd	R:W 3rd	R:W 4th	R:B:M EA	R:W:M NEXT	W:B EA			
BIAND #xx:3,Rd	R:W NEXT								
BIAND #xx:3,ERd	R:W 2nd	R:B EA	R:W:M NEXT						
BIAND #xx:3,@aa:8	R:W 2nd	R:B EA	R:W:M NEXT						
BIAND #xx:3,@aa:16	R:W 2nd	R:W 3rd	R:B EA	R:W:M NEXT					
BIAND #xx:3,@aa:32	R:W 2nd	R:W 3rd	R:W 4th	R:B EA	R:W:M NEXT				
BILD #xx:3,Rd	R:W NEXT								
BILD #xx:3,@ERd	R:W 2nd	R:B EA	R:W:M NEXT						
BILD #xx:3,@aa:8	R:W 2nd	R:B EA	R:W:M NEXT						
BILD #xx:3,@aa:16	R:W 2nd	R:W 3rd	R:B EA	R:W:M NEXT					
BILD #xx:3,@aa:32	R:W 2nd	R:W 3rd	R:W 4th	R:B EA	R:W:M NEXT				
BIOR #xx:3,Rd	R:W NEXT								
BIOR #xx:3,@ERd	R:W 2nd	R:B EA	R:W:M NEXT						
BOIR #xx:3,@aa:8	R:W 2nd	R:B EA	R:W:M NEXT						

Instruction	1	2	3	4	5	6	7	8	9
BOIR #xx:3,@aa:16	R:W 2nd	R:W 3rd	R:B EA	R:W:M NEXT					
BOIR #xx:3,@aa:32	R:W 2nd	R:W 3rd	R:W 4th	R:B EA	R:W:M NEXT				
BIST #xx:3,Rd	R:W NEXT								
BIST #xx:3,@ERd	R:W 2nd	R:B:M EA	R:W:M NEXT	W:B EA					
BIST #xx:3,@aa:8	R:W 2nd	R:B:M EA	R:W:M NEXT	W:B EA					
BIST #xx:3,@aa:16	R:W 2nd	R:W 3rd	R:B:M EA	R:W:M NEXT	W:B EA				
BIST #xx:3,@aa:32	R:W 2nd	R:W 3rd	R:W 4th	R:B:M EA	R:W:M NEXT	W:B EA			
BIXOR #xx:3,Rd	R:W NEXT								
BIXOR #xx:3,@ERd	R:W 2nd	R:B EA	R:W:M NEXT						
BIXOR #xx:3,@aa:8	R:W 2nd	R:B EA	R:W:M NEXT						
BIXOR #xx:3,@aa:16	R:W 2nd	R:W 3rd	R:B EA	R:W:M NEXT					
BIXOR #xx:3,@aa:32	R:W 2nd	R:W 3rd	R:W 4th	R:B EA	R:W:M NEXT				
BLD #xx:3,Rd	R:W NEXT								
BLD #xx:3,@ERd	R:W 2nd	R:B EA	R:W:M NEXT						
BLD #xx:3,@aa:8	R:W 2nd	R:B EA	R:W:M NEXT						
BLD #xx:3,@aa:16	R:W 2nd	R:W 3rd	R:B EA	R:W:M NEXT					
BLD #xx:3,@aa:32	R:W 2nd	R:W 3rd	R:W 4th	R:B EA	R:W:M NEXT				
BNOT #xx:3,Rd	R:W NEXT								
BNOT #xx:3,ERd	R:W 2nd	R:B:M EA	R:W:M NEXT	W:B EA					
BNOT #xx:3,@aa:8	R:W 2nd	R:B:M EA	R:W:M NEXT	W:B EA					
BNOT #xx:3,@aa:16	R:W 2nd	R:W 3rd	R:B:M EA	R:W:M NEXT	W:B EA				
BNOT #xx:3,@aa:32	R:W 2nd	R:W 3rd	R:W 4th	R:B:M EA	R:W:M NEXT	W:B EA			
BNOT Rn,Rd	R:W NEXT								
BNOT Rn,@ERd	R:W 2nd	R:B:M EA	R:W:M NEXT	W:B EA					
BNOT Rn @aa:8	R:W 2nd	R:B:M EA	R:W:M NEXT	W:B EA					

Instruction	1	2	3	4	5	6	7	8	9
BNOT Rn @aa:16	R:W 2nd	R:W 3rd	R:B:W EA	R:W:M NEXT	W:B EA				
BNOT Rn @aa:32	R:W 2nd	R:W 3rd	R:W 4th	R:B:M EA	R:W:M NEXT	W:B EA			
BOR #xx:3,Rd	R:W NEXT								
BOR #xx:3,ERd	R:W 2nd	R:B EA	R:W:M NEXT						
BOR #xx:3,@aa:8	R:W 2nd	R:B EA	R:W:M NEXT						
BOR #xx:3,@aa:16	R:W 2nd	R:W 3rd	R:B EA	R:W:M NEXT					
BOR #xx:3,@aa:32	R:W 2nd	R:W 3rd	R:W 4th	R:B EA	R:W NEXT				
BSET #xx:3,Rd	R:W NEXT								
BSET #xx:3,@ERd	R:W 2nd	R:B:M EA	R:W:M NEXT	W:B EA					
BSET #xx:3,@aa:8	R:W 2nd	R:B:M EA	R:W:M NEXT	W:B EA					
BSET #xx:3,@aa:16	R:W 2nd	R:W 3rd	R:B:M EA	R:W:M NEXT	W:B EA				
BSET #xx:3,@aa:32	R:W 2nd	R:W 3rd	R:W 4th	R:B:M EA	R:W:M NEXT	W:B EA			
BSET Rn,Rd	R:W NEXT								
BSET Rn,@ERd	R:W 2nd	R:B:M EA	R:W:M NEXT	W:B EA					
BSET Rn,@aa:8	R:W 2nd	R:B:M EA	R:W:M NEXT	W:B EA					
BSET Rn,@aa:16	R:W 2nd	R:W 3rd	R:B:M EA	R:W:M NEXT	W:B EA				
BSET Rn,@aa:32	R:W 2nd	R:W 3rd	R:W 4th	R:B:M EA	R:W:M NEXT	W:B EA			
BSR d:8	R:W NEXT	R:W EA	W:W:M stack(H)	W:W stack(L)					
BSR d:16	R:W 2nd	Internal operation 1 state	R:W EA	W:W:M stack(H)	W:W stack(L)				
BST #xx:3,Rd	R:W NEXT								
BST #xx:3,@ERd	R:W 2nd	R:B:M EA	R:W:M NEXT	W:B EA					
BST #xx:3,@aa:8	R:W 2nd	R:B:M EA	R:W:M NEXT	W:B EA					
BST #xx:3,@aa:16	R:W 2nd	R:W 3rd	R:B:M EA	R:W:M NEXT	W:B EA				
BST #xx:3,@aa:32	R:W 2nd	R:W 3rd	R:W 4th	R:B:M EA	R:W:M NEXT	W:B EA			
BTST #xx:3,Rd	R:W NEXT								

Instruction	1	2	3	4	5	6	7	8	9
BTST #xx:3,@ERd	R:W 2nd	R:B EA	R:W:M NEXT						
BTST #xx:3,@aa:8	R:W 2nd	R:B EA	R:W:M NEXT						
BTST #xx:3,@aa:16	R:W 2nd	R:W 3rd	R:B EA	R:W:M NEXT					
BTST #xx:3,@aa:32	R:W 2nd	R:W 3rd	R:W 4th	R:B EA	R:W:M NEXT				
BTST Rn,Rd	R:W NEXT								
BTST Rn,@ERd	R:W 2nd	R:B EA	R:W:M NEXT						
BTST Rn,@aa:8	R:W 2nd	R:B EA	R:W:M NEXT						
BTST Rn,@aa:16	R:W 2nd	R:W 3rd	R:B EA	R:W:M NEXT					
BTST Rn,@aa:32	R:W 2nd	R:W 3rd	R:W 4th	R:B EA	R:W:M NEXT				
BOXR #xx:3,Rd	R:W NEXT								
BOXR #xx:3,@ERd	R:W 2nd	R:B EA	R:W:M NEXT						
BOXR #xx:3,@aa:8	R:W 2nd	R:B EA	R:W:M NEXT						
BOXR #xx:3,@aa:16	R:W 2nd	R:W 3rd	R:B EA	R:W:M NEXT					
BOXR #xx:3,@aa:32	R:W 2nd	R:W 3rd	R:W 4th	R:B EA	R:W:M NEXT				
CLRMAC	Cannot be used in this LSI.								
CMP.B #xx:8,Rd	R:W NEXT								
CMP.B Rs,Rd	R:W NEXT								
CMP.W #xx:16,Rd	R:W 2nd	R:W NEXT							
CMP.W Rs,Rd	R:W NEXT								
CMP.L #xx:32,ERd	R:W 2nd	R:W 3rd	R:W NEXT						
CMP.L ERs,ERd	R:W NEXT								
DAA Rd	R:W NEXT								
DAS Rd	R:W NEXT								
DEC.B Rd	R:W NEXT								
DEC.W #1/2,Rd	R:W NEXT								
DEC.W #1/2,ERd	R:W NEXT								
DIVXS.B Rs,Rd	R:W 2nd	R:W NEXT	Internal operation 11 state						
DIVXS.W Rs,ERd	R:W 2nd	R:W NEXT	Internal operation 19 state						

Instruction	1	2	3	4	5	6	7	8	9
DIVXU.B Rs,Rd	R:W NEXT	Internal operation 11 state							
DIVXU.W Rs,ERd	R:W NEXT	Internal operation 19 state							
EEMOV.B	R:W 2nd	R:B EAs ⁻¹	R:B EAd ⁻¹	R:B EAs ⁻²	W:B EAd ⁻²	R:W NEXT			
EEMOV.W	R:W 2nd	R:B EAs ⁻¹	R:B EAd ⁻¹	R:B EAs ⁻²	W:B EAd ⁻²	R:W NEXT			
EXTS.W Rd	R:W NEXT			← Repeat n times ² →					
EXTS.L ERd	R:W NEXT								
EXTU.W Rd	R:W NEXT								
EXTU.L ERd	R:W NEXT								
INC.B Rd	R:W NEXT								
INC.W #1/2,Rd	R:W NEXT								
INC.L #1/2,ERd	R:W NEXT								
JMP @ERn	R:W NEXT	R:W EA							
JMP @aa:24	R:W 2nd	Internal operation 1 state	R:W EA						
JMP @@aa:8	R:W NEXT	R:W:M aa:8	R:W:M aa:8	Internal operation 1 state	R:W EA				
JSR @ERn	R:W NEXT	R:W EA	W:W:M stack(H)	W:W stack (L)					
JSR @aa:24	R:W 2nd	Internal operation 1 state	R:W EA	W:W:M stack(H)	W:W stack (L)				
JSR @@aa:8	R:W NEXT	R:W:M aa:8	R:W aa:8	W:W:M stack(H)	W:W stack (L)	R:W EA			
LDC #xx.8,CCR	R:W NEXT								
LDC #xx.8,EXR	R:W 2nd	R:W NEXT							
LDC Rs,CCR	R:W NEXT								
LDC Rs,EXR	R:W NEXT								
LDC @ERs,CCR	R:W 2nd	R:W NEXT	R:W EA						
LDC @ERs,EXR	R:W 2nd	R:W NEXT	R:W EA						
LDC @(d:16,ERs),CCR	R:W 2nd	R:W 3rd	R:W NEXT	R:W EA					
LDC @(d:16,ERs),EXR	R:W 2nd	R:W 3rd	R:W NEXT	R:W EA					
LDC @(d:32,ERs),CCR	R:W 2nd	R:W 3rd	R:W 4th	R:W 5th	R:W NEXT	R:W EA			
LDC @(d:32,ERs),EXR	R:W 2nd	R:W 3rd	R:W 4th	R:W 5th	R:W NEXT	R:W EA			
LDC @ERs+,CCR	R:W 2nd	R:W NEXT	Internal operation 1 state	R:W EA					

Instruction	1	2	3	4	5	6	7	8	9
LDC @ERs+,EXR	R:W 2nd	R:W NEXT	Internal operation 1 state	R:W EA					
LDC @aa:16,CCR	R:W 2nd	R:W 3rd	R:W NEXT	R:W EA					
LDC @aa:16,EXR	R:W 2nd	R:W 3rd	R:W NEXT	R:W EA					
LDC @aa:32,CCR	R:W 2nd	R:W 3rd	R:W 4th	R:W NEXT	R:W EA				
LDC @aa:32,EXR	R:W 2nd	R:W 3rd	R:W 4th	R:W NEXT	R:W EA				
LDM.L @SP+, (ERn-ERn+1)	R:W 2nd	R:W:M NEXT	Internal operation 1 state	R:W:M stack(H) ¹³	R:W stack(L) ¹³				
LDM.L @SP+, (ERn-ERn+2)	R:W 2nd	R:W:M NEXT	Internal operation 1 state	R:W:M stack(H) ¹³	R:W stack(L) ¹³				
LDM.L @SP+, (ERn-ERn+3)	R:W 2nd	R:W:M NEXT	Internal operation 1 state	R:W:M stack(H) ¹³	R:W stack(L) ¹³				
LDMAC ERs,MACH Cannot be used in this LSI.									
LDMAC ERs,MACL									
MAC									
@ERn+,@ERm+									
MOV.B #xx:8,Rd	R:W NEXT								
MOV.B Rs,Rd	R:W NEXT								
MOV.B @ERs,Rd	R:W NEXT	R:B EA							
MOV.B @(d:16,ERs),Rd	R:W 2nd	R:W NEXT	R:B EA						
MOV.B @(d:32,ERs),Rd	R:W 2nd	R:W 3rd	R:W 4th	R:W NEXT	R:B EA				
MOV.B @ERs+,Rd	R:W NEXT	Internal operation 1 state	R:B EA						
MOV.B @aa:8,Rd	R:W NEXT	R:B EA							
MOV.B @aa:16,Rd	R:W 2nd	R:W NEXT	R:B EA						
MOV.B @aa:32,Rd	R:W 2nd	R:W 3rd	R:W NEXT	R:B EA					
MOV.B Rs,@ERd	R:W NEXT	W:B EA							
MOV.B Rs,@(d:16,ERd)	R:W 2nd	R:W NEXT	W:B EA						
MOV.B Rs,@(d:32,ERd)	R:W 2nd	R:W 3rd	R:W 4th	R:W NEXT	W:B EA				
MOV.B Rs,@-ERd	R:W NEXT	Internal operation 1 state	W:B EA						
MOV.B Rs,@aa:8	R:W NEXT	W:B EA							
MOV.B Rs,@aa:16	R:W 2nd	R:W NEXT	W:B EA						
MOV.B Rs,@aa:32	R:W 2nd	R:W 3rd	R:W NEXT	W:B EA					
MOV.W #xx:16,Rd	R:W 2nd	R:W NEXT							

Instruction	1	2	3	4	5	6	7	8	9
MOV.W Rs,Rd	R:W NEXT								
MOV.W @ERs,Rd	R:W NEXT	R:W EA							
MOV.W @(d:16,ERs),Rd	R:W 2nd	R:W NEXT	R:W EA						
MOV.W @(d:32,ERs),Rd	R:W 2nd	R:W 3rd	R:W 4th	R:W NEXT	R:W EA				
MOV.W @ERs+,Rd	R:W NEXT	Internal operation 1 state	R:W EA						
MOV.W @aa:16,Rd	R:W 2nd	R:W NEXT	R:W EA						
MOV.W @aa:32,Rd	R:W 2nd	R:W 3rd	R:W NEXT	R:B EA					
MOV.W Rs,@ERd	R:W NEXT	W:W EA							
MOV.W Rs,@(d:16,ERd)	R:W 2nd	R:W NEXT	W:W EA						
MOV.W Rs,@(d:32,ERd)	R:W 2nd	R:W 3rd	R:W 4th	R:W NEXT	W:W EA				
MOV.W Rs,@-ERd	R:W NEXT	Internal operation 1 state	W:W EA						
MOV.W Rs,@aa:16	R:W 2nd	R:W NEXT	W:W EA						
MOV.W Rs,@aa:32	R:W 2nd	R:W 3rd	R:W NEXT	W:W EA					
MOV.L #xx:32,ERd	R:W 2nd	R:W 3rd	R:W NEXT						
MOV.L ERs,ERd	R:W NEXT								
MOV.L @ERs,ERd	R:W 2nd	R:W:M NEXT	R:W:M EA	R:W EA+2					
MOV.L @(d:16,ERs),ERd	R:W 2nd	R:W:M 3rd	R:W NEXT	R:W:M EA	R:W EA+2				
MOV.L @(d:32,ERs),ERd	R:W 2nd	R:W:M 3rd	R:W:M 4th	R:W 5th	R:W NEXT	R:W:M EA	R:W EA+2		
MOV.L @ERs+,ERd	R:W 2nd	R:W:M NEXT	Internal operation 1 state	R:W:M EA	R:W EA+2				
MOV.L @aa:16,ERd	R:W 2nd	R:W:M 3rd	R:W NEXT	R:W:M EA	R:W EA+2				
MOV.L @aa:32,ERd	R:W 2nd	R:W:M 3rd	R:W 4th	R:W NEXT	R:W:M EA	R:W EA+2			
MOV.L ERs,@ERd	R:W 2nd	R:W:M NEXT	W:W:M EA	W:W EA+2					
MOV.L ERs,@(d:16,ERd)	R:W 2nd	R:W:M 3rd	R:W NEXT	W:W:M EA	W:W EA+2				
MOV.L ERs,@(d:32,ERd)	R:W 2nd	R:W:W 3rd	R:W:M 4th	R:W 5th	R:W NEXT	W:W:M EA	W:W EA+2		
MOV.L ERs,@-ERd	R:W 2nd	R:W:M NEXT	Internal operation 1 state	W:W:M EA	W:W EA+2				

Instruction	1	2	3	4	5	6	7	8	9
MOV.L ERs,@aa:16 R:W 2nd	R:W 2nd	R:W:M 3rd	R:W NEXT	W:W:M EA	W:W EA+2				
MOV.L ERs,@aa:32 R:W 2nd	R:W 2nd	R:W:M 3rd	R:W 4th	R:W NEXT	W:W:M EA	W:W EA+2			
MOVFPF @aa:16,Rd	Cannot be used in this LSI.								
MOVTPF Rs,@aa:16									
MULXS.B Rs,Rd	R:W 2nd	R:W NEXT	Internal operation 11 state						
MULXS.W Rs,Rd	R:W 2nd	R:W NEXT	Internal operation 19 state						
MULXU.B Rs,Rd	R:W NEXT	Internal operation 11 state							
MULXU.W Rs,Rd	R:W NEXT	Internal operation 19 state							
NEG.B Rd	R:W NEXT								
NEG.W Rd	R:W NEXT								
NEG.L ERd	R:W NEXT								
NOP	R:W NEXT								
NOT.B Rd	R:W NEXT								
NOT.W Rd	R:W NEXT								
NOT.L ERd	R:W NEXT								
OR.B #xx:8,Rd	R:W NEXT								
OR.B Rs,Rd	R:W NEXT								
OR.W #xx:16,Rd	R:W 2nd	R:W NEXT							
OR.W Rs,Rd	R:W NEXT								
OR.L #xx:32,ERd	R:W 2nd	R:W 3rd	R:W NEXT						
OR.L ERs,ERd	R:W 2nd	R:W NEXT							
ORC #xx:8,CCR	R:W NEXT								
ORC #xx:8,EXR	R:W 2nd	R:W NEXT							
POP.W Rn	R:W NEXT	Internal operation 1 state	R:W EA						
POP.L ERn	R:W 2nd	R:W:M NEXT	Internal operation 1 state	R:W:M EA	R:W EA+2				
PUSH.W Rn	R:W NEXT	Internal operation 1 state	W:W EA						
PUSH.L ERn	R:W 2nd	R:W:M NEXT	Internal operation 1 state	W:W:M EA	W:W EA+2				
ROTL.B Rd	R:W NEXT								
ROTL.B #2,Rd	R:W NEXT								
ROTL.W Rd	R:W NEXT								
ROTL.W #2,Rd	R:W NEXT								
ROTL.L ERd	R:W NEXT								
ROTL.L #2, ERd	R:W NEXT								

Instruction	1	2	3	4	5	6	7	8	9
ROTR.B Rd	R:W NEXT								
ROTR.B #2,Rd	R:W NEXT								
ROTR.W Rd	R:W NEXT								
ROTR.W #2,Rd	R:W NEXT								
ROTR.L ERd	R:W NEXT								
ROTR.L #2,ERd	R:W NEXT								
ROTXL.B Rd	R:W NEXT								
ROTXL.B #2,Rd	R:W NEXT								
ROTXL.W Rd	R:W NEXT								
ROTXL.W #2,Rd	R:W NEXT								
ROTXL.L ERd	R:W NEXT								
ROTXL.L #2,ERd	R:W NEXT								
ROTXR.B Rd	R:W NEXT								
ROTXR.B #2,Rd	R:W NEXT								
ROTXR.W Rd	R:W NEXT								
ROTXR.W #2,Rd	R:W NEXT								
ROTXR.L ERd	R:W NEXT								
ROTXR.L #2,ERd	R:W NEXT								
RTE	R:W NEXT	R:W stack (EXR)	R:W stack(H)	R:W stack(L)	Internal operation 1 state	R:W ¹⁴			
RTS	R:W NEXT	R:W:M stack(H)	R:W stack(L)	Internal operation 1 state	R:W ¹⁴				
SHAL.B Rd	R:W NEXT								
SHAL B #2,Rd	R:W NEXT								
SHAL.W Rd	R:W NEXT								
SHAL.W #2,Rd	R:W NEXT								
SHAL.L ERd	R:W NEXT								
SHAL.L #2,ERd	R:W NEXT								
SHAR.B Rd	R:W NEXT								
SHAR.B #2,Rd	R:W NEXT								
SHAR.W Rd	R:W NEXT								
SHAR.W #2,Rd	R:W NEXT								
SHAR.L ERd	R:W NEXT								
SHAR.L #2,ERd	R:W NEXT								
SHLL.B Rd	R:W NEXT								
SHLL.B #2,Rd	R:W NEXT								
SHLL.W Rd	R:W NEXT								
SHLL.W #2,Rd	R:W NEXT								
SHLL.L ERd	R:W NEXT								

Instruction	1	2	3	4	5	6	7	8	9
SHLL.L #2,ERd	R:W NEXT								
SHLR.B Rd	R:W NEXT								
SHLR.B #2,Rd	R:W NEXT								
SHLR.W Rd	R:W NEXT								
SHLR.W #2,Rd	R:W NEXT								
SHLR.L ERd	R:W NEXT								
SHLR.L #2,ERd	R:W NEXT								
SLEEP	R:W NEXT	Internal operation: M							
STC.B CCR,Rd	R:W NEXT								
STC.B EXR,Rd	R:W NEXT								
STC.W CCR,@ERd	R:W 2nd	R:W NEXT	W:W EA						
STC.W EXR,@ERd	R:W 2nd	R:W NEXT	W:W EA						
STC.W CCR,@(d:16,ERd)	R:W 2nd	R:W 3rd	R:W NEXT	W:W EA					
STC.W EXR,@(d:16,ERd)	R:W 2nd	R:W 3rd	R:W NEXT	W:W EA					
STC.W CCR,@(d:32,ERd)	R:W 2nd	R:W 3rd	R:W 4th	R:W 5th	R:W NEXT	W:W EA			
STC.W EXR,@(d:32,ERd)	R:W 2nd	R:W 3rd	R:W 4th	R:W 5th	R:W NEXT	W:W EA			
STC.W CCR,@-ERd	R:W 2nd	R:W NEXT	Internal operation 1 state	W:W EA					
STC.W EXR,@-ERd	R:W 2nd	R:W NEXT	Internal operation 1 state	W:W EA					
STC.W CCR,@aa:16	R:W 2nd	R:W 3rd	R:W NEXT	W:W EA					
STC.W EXR,@aa:16	R:W 2nd	R:W 3rd	R:W NEXT	W:W EA					
STC.W CCR,@aa:32	R:W 2nd	R:W 3rd	R:W 4th	R:W NEXT	W:W EA				
STC.W EXR,@aa:32	R:W 2nd	R:W 3rd	R:W 4th	R:W NEXT	W:W EA				
STM.L (ERn-ERn+1),@-SP	R:W 2nd	R:W:M NEXT	Internal operation 1 state	W:W:M stack (H)	W:W stack (L) ^{*3}				
STM.L (ERn-ERn+2),@-SP	R:W 2nd	R:W:M NEXT	Internal operation 1 state	W:W:M stack (H)	W:W stack (L) ^{*3}				
STM.L (ERn-ERn+3),@-SP	R:W 2nd	R:W:M NEXT	Internal operation 1 state	W:W:M stack (H)	W:W stack (L) ^{*3}				

Instruction	1	2	3	4	5	6	7	8	9
STMAC MACH,ERd	Cannot be used in this LSI.								
STMAC MACL,ERd									
SUB.B Rs,Rd	R:W NEXT								
SUB.W #xx:16,Rd	R:W 2nd	R:W NEXT							
SUB.W Rs,Rd	R:W NEXT								
SUB.L #xx:32,ERd	R:W 2nd	R:W 3nd	R:W NEXT						
SUB.L ERs,ERd	R:W NEXT								
SUB #1/2/4,ERd	R:W NEXT								
SUBX #xx:8,Rd	R:W NEXT								
SUBX Rs,Rd	R:W NEXT								
TAS @ERd	R:W 2nd	R:W NEXT	R:B:M EA	W:B EA					
TRAPA #x:2	R:W NEXT	Internal operation 1 state	W:W stack(L)	W:W stack(H)	W:W stack(EXR)	R:W:M VEC	R:W VEC+2	Internal operation 1 state	R:W ¹⁷
XOR.B #xx:8,Rd	R:W NEXT								
XOR.B Rs,Rd	R:W NEXT								
XOR.W #xx:16,Rd	R:W 2nd	R:W NEXT							
XOR.W Rs,Rd	R:W NEXT								
XOR.L #xx:32,ERd	R:W 2nd	R:W 3rd	R:W NEXT						
XOR.L ERs,ERd	R:W 2nd	R:W NEXT							
XORC #xx:8,CCR	R:W NEXT								
XORC #xx:8,EXR	R:W 2nd	R:W NEXT							
Reset exception handling	R:W:M VEC	R:W VEC+2	Internal operation 1 state	R:W ¹⁵					
Interrupt exception handling	R:W ¹⁶	Internal operation 1 state	W:W stack(L)	W:W stack(H)	W:W stack(EXR)	R:W:M VEC	R:W VEC+2	Internal operation 1 state	R:W ¹⁷

Notes: 1. EAs is the contents of ER5, and EAd is the contents of ER6.

- 1 is added to EAs and EAd after execution. n is the initial value of R4L or R4. When 0 is set to n, R4L or R4 is not executed.
- Repeated twice for 2-unit retract/return, three times for 3-unit retract/return, and four times for 4-retract/return.
- Head address after return.
- Start address of the program.
- Pre-fetch address obtained by adding 2 to the PC to be retracted.
When returning from sleep mode, standby mode or watch mode, internal operation is executed instead of read operation.
- Head address of the interrupt process routine.

A.6 Change of Condition Codes

This section explains change of condition codes after instruction execution of the CPU. Legend of the following tables is as follows.

m = 31:	Longword size
m = 15:	Word size
m = 7:	Byte size
Si:	Bit i of source operand
Di:	Bit i of destination operand
Ri:	Bit i of result
Dn:	Specified bit of destination operand
—:	No affection
↑:	Changes depending on execution result
0:	Always cleared to 0
1:	Always set to 1
*:	Value undetermined
Z':	Z flag before execution
C':	C flag before execution

Table A.14 Change of Condition Code

Instruc- tion	H	N	Z	V	C	Definition
ADD	↕	↕	↕	↕	↕	$H = S_{m-4} \cdot D_{m-4} + D_{m-4} \cdot \overline{R_{m-4}} + S_{m-4} \cdot \overline{R_{m-4}}$ $N = R_m$ $Z = \overline{R_m} \cdot \overline{R_{m-1}} \cdot \overline{R_0}$ $V = S_m \cdot D_m \cdot \overline{R_m} + \overline{S_m} \cdot \overline{D_m} \cdot R_m$ $C = S_m \cdot D_m + D_m \cdot R_m + S_m \cdot R_m$
ADDS	—	—	—	—	—	
ADDX	↕	↕	↕	↕	↕	$H = S_{m-4} \cdot D_{m-4} + D_{m-4} \cdot \overline{R_{m-4}} + S_{m-4} \cdot \overline{R_{m-4}}$ $N = R_m$ $Z = Z' \cdot \overline{R_m} \cdot \overline{R_0}$ $V = S_m \cdot D_m \cdot \overline{R_m} + \overline{S_m} \cdot \overline{D_m} \cdot R_m$ $C = S_m \cdot D_m + D_m \cdot R_m + S_m \cdot R_m$
AND	—	↕	↕	0	—	$N = R_m$ $Z = \overline{R_m} \cdot \overline{R_{m-1}} \cdot \overline{R_0}$
ANDC	↕	↕	↕	↕	↕	Value in the bit corresponding to execution result is stored. No flag change when EXR.
BAND	—	—	—	—	↕	$C = C' \cdot D_n$
Bcc	—	—	—	—	—	
BCLR	—	—	—	—	—	
BIAND	—	—	—	—	↕	$C = C' \cdot \overline{D_n}$
BILD	—	—	—	—	↕	$C = \overline{D_n}$
BIOR	—	—	—	—	↕	$C = C' + \overline{D_n}$
BIST	—	—	—	—	—	
BIXOR	—	—	—	—	↕	$C = C' \cdot D_n + \overline{C'} \cdot \overline{D_n}$
BLD	—	—	—	—	↕	$C = D_n$
BNOT	—	—	—	—	—	
BOR	—	—	—	—	↕	$C = C' + D_n$
BSET	—	—	—	—	—	
BSR	—	—	—	—	—	
BST	—	—	—	—	—	
BTST	—	—	↕	—	—	$Z = \overline{D_n}$
BXOR	—	—	—	—	↕	$C = C' \cdot \overline{D_n} + \overline{C'} \cdot D_n$
CLRMAC	Cannot be used in this LSI.					

Instruc- tion	H	N	Z	V	C	Definition
CMP	↑	↑	↑	↑	↑	$H = S_m - 4 \cdot \overline{D_m - 4} + \overline{D_m - 4} \cdot R_m - 4 + S_m - 4 \cdot R_m - 4$ $N = R_m$ $Z = \overline{R_m} \cdot \overline{R_m - 1} \cdot \overline{R_0}$ $V = \overline{S_m} \cdot \overline{D_m} \cdot \overline{R_m} + S_m \cdot \overline{D_m} \cdot R_m$ $C = S_m \cdot \overline{D_m} + \overline{D_m} \cdot R_m + S_m \cdot R_m$
DAA	*	↑	↑	*	↑	$N = R_m$ $Z = \overline{R_m} \cdot \overline{R_m - 1} \cdot \overline{R_0}$ C: Decimal addition carry
DAS	*	↑	↑	*	↑	$N = R_m$ $Z = \overline{R_m} \cdot \overline{R_m - 1} \cdot \overline{R_0}$ C: Decimal subtraction borrow
DEC	—	↑	↑	↑	—	$N = R_m$ $Z = \overline{R_m} \cdot \overline{R_m - 1} \cdot \overline{R_0}$ $V = D_m \cdot \overline{R_m}$
DIVXS	—	↑	↑	—	—	$N = S_m \cdot \overline{D_m} + \overline{S_m} \cdot D_m$ $Z = \overline{S_m} \cdot \overline{S_m - 1} \cdot \overline{S_0}$
DIVXU	—	↑	↑	—	—	$N = S_m$ $Z = \overline{S_m} \cdot \overline{S_m - 1} \cdot \overline{S_0}$
EEPMOV	—	—	—	—	—	
EXTS	—	↑	↑	0	—	$N = R_m$ $Z = \overline{R_m} \cdot \overline{R_m - 1} \cdot \overline{R_0}$
EXTU	—	0	↑	0	—	$Z = \overline{R_m} \cdot \overline{R_m - 1} \cdot \overline{R_0}$
INC	—	↑	↑	↑	—	$N = R_m$ $Z = \overline{R_m} \cdot \overline{R_m - 1} \cdot \overline{R_0}$ $V = \overline{D_m} \cdot \overline{R_m}$
JMP	—	—	—	—	—	
JSR	—	—	—	—	—	
LDC	↑	↑	↑	↑	↑	Value in the bit corresponding to execution result is stored. No flag change when EXR.
LDM	—	—	—	—	—	
LDMAC	Cannot be used in this LSI.					
MAC						
MOV	—	↑	↑	0	—	$N = R_m$ $Z = \overline{R_m} \cdot \overline{R_m - 1} \cdot \overline{R_0}$

Instruction	H	N	Z	V	C	Definition
MOVFPPE	Cannot be used in this LSI.					
MOVTPE						
MULXS	—	↕	↕	—	—	$N=R2m$ $Z=R2m \cdot R2m-1$ · $\overline{R0}$
MULXU	—	—	—	—	—	
NEG	↕	↕	↕	↕	↕	$H=Dm-4+Rm-4$ $N=Rm$ $Z=\overline{Rm} \cdot \overline{Rm-1}$ · $\overline{R0}$ $V=Dm \cdot Rm$ $C=Dm+Rm$
NOP	—	—	—	—	—	
NOT	—	↕	↕	0	—	$N=Rm$ $Z=\overline{Rm} \cdot \overline{Rm-1}$ · $\overline{R0}$
OR	—	↕	↕	0	—	$N=Rm$ $Z=\overline{Rm} \cdot \overline{Rm-1}$ · $\overline{R0}$
ORC	↕	↕	↕	↕	↕	Value in the bit corresponding to execution result is stored. No flag change when EXR.
POP	—	↕	↕	0	—	$N=Rm$ $Z=\overline{Rm} \cdot \overline{Rm-1}$ · $\overline{R0}$
PUSH	—	↕	↕	0	—	$N=Rm$ $Z=\overline{Rm} \cdot \overline{Rm-1}$ · $\overline{R0}$
ROTL	—	↕	↕	0	↕	$N=Rm$ $Z=\overline{Rm} \cdot \overline{Rm-1}$ · $\overline{R0}$ $C=Dm$ (In case of 1 bit), $C=Dm-1$ (In case of 2 bits)
ROTR	—	↕	↕	0	↕	$N=Rm$ $Z=\overline{Rm} \cdot \overline{Rm-1}$ · $\overline{R0}$ $C=D0$ (In case of 1 bit), $C=D-1$ (In case of 2 bits)
ROTXL	—	↕	↕	0	↕	$N=Rm$ $Z=\overline{Rm} \cdot \overline{Rm-1}$ · $\overline{R0}$ $C=Dm$ (In case of 1 bit), $C=Dm-1$ (In case of 2 bits)
ROTXR	—	↕	↕	0	↕	$N=Rm$ $Z=\overline{Rm} \cdot \overline{Rm-1}$ · $\overline{R0}$ $C=D0$ (In case of 1 bit), $C=D1$ (In case of 2 bits)
RTE	↕	↕	↕	↕	↕	Value in the bit corresponding to execution result is stored.
RTS	—	—	—	—	—	

Instruc- tion	H	N	Z	V	C	Definition
SHAL	—	↕	↕	↕	↕	$N=R_m$ $Z=\overline{R_m} \cdot \overline{R_{m-1}} \cdot \overline{R_0}$ $V=D_m \cdot D_{m-1} + \overline{D_m} \cdot \overline{D_{m-1}}$ (In case of 1 bit) $V=D_m \cdot D_{m-1} \cdot D_{m-2} \cdot \overline{D_m} \cdot \overline{D_{m-1}} \cdot \overline{D_{m-2}}$ (In case of 2 bits) $C=D_m$ (In case of 1 bit), $C=D_{m-1}$ (In case of 2 bits)
SHAR	—	↕	↕	0	↕	$N=R_m$ $Z=\overline{R_m} \cdot \overline{R_{m-1}} \cdot \overline{R_0}$ $C=D_0$ (In case of 1 bit), $C=D_1$ (In case of 2 bits)
SHLL	—	↕	↕	0	↕	$N=R_m$ $Z=\overline{R_m} \cdot \overline{R_{m-1}} \cdot \overline{R_0}$ $C=D_m$ (In case of 1 bit), $C=D_{m-1}$ (In case of 2 bits)
SHLR	—	0	↕	0	↕	$N=R_m$ $Z=\overline{R_m} \cdot \overline{R_{m-1}} \cdot \overline{R_0}$ $C=D_0$ (In case of 1 bit), $C=D_1$ (In case of 2 bits)
SLEEP	—	—	—	—	—	
STC	—	—	—	—	—	
STM	—	—	—	—	—	
STMAC	Cannot be used in this LSI.					
SUB	↕	↕	↕	↕	↕	$H=S_{m-4} \cdot \overline{D_{m-4}} + \overline{D_{m-4}} \cdot R_{m-4} + S_{m-4} \cdot R_{m-4}$ $N=R_m$ $Z=\overline{R_m} \cdot \overline{R_{m-1}} \cdot \overline{R_0}$ $V=\overline{S_m} \cdot D_m \cdot \overline{R_m} + S_m \cdot \overline{D_m} \cdot R_m$ $C=S_m \cdot \overline{D_m} + \overline{D_m} \cdot R_m + S_m \cdot R_m$
SUBS	—	—	—	—	—	
SUBX	↕	↕	↕	↕	↕	$H=S_{m-4} \cdot \overline{D_{m-4}} + \overline{D_{m-4}} \cdot R_{m-4} + S_{m-4} \cdot R_{m-4}$ $N=R_m$ $Z=\overline{Z'} \cdot \overline{R_m} \cdot \overline{R_0}$ $V=\overline{S_m} \cdot D_m \cdot \overline{R_m} + S_m \cdot \overline{D_m} \cdot R_m$ $C=S_m \cdot \overline{D_m} + \overline{D_m} \cdot R_m + S_m \cdot R_m$
TAS	—	↕	↕	0	—	$N=D_m$ $Z=\overline{D_m} \cdot \overline{D_{m-1}} \cdot \overline{D_0}$
TRAPA	—	—	—	—	—	
XOR	—	↕	↕	0	—	$N=R_m$ $Z=\overline{R_m} \cdot \overline{R_{m-1}} \cdot \overline{R_0}$
XORC	↕	↕	↕	↕	↕	Value in the bit corresponding to execution result is stored. No flag change when EXR.

Appendix B Internal I/O Registers

B.1 Addresses

Table B.1 Addresses

Address ¹	Register Name	R/W	Access	Bus Width	7	6	5	4	3	2	1	0	Module Name
H'D000 to H'FFFF													
H'D000	DGKp	W	16	16	DGKp15	DGKp14	DGKp13	DGKp12	DGKp11	DGKp10	DGKp9	DGKp8	Drum digital filter
H'D001					DGKp7	DGKp6	DGKp5	DGKp4	DGKp3	DGKp2	DGKp1	DGKp0	
H'D002	DGKs	W	16	16	DGKs15	DGKs14	DGKs13	DGKs12	DGKs11	DGKs10	DGKs9	DGKs8	
H'D003					DGKs7	DGKs6	DGKs5	DGKs4	DGKs3	DGKs2	DGKs1	DGKs0	
H'D004	DAp	W	16	16	DAp15	DAp14	DAp13	DAp12	DAp11	DAp10	DAp9	DAp8	
H'D005					DAp7	DAp6	DAp5	DAp4	DAp3	DAp2	DAp1	DAp0	
H'D006	DBp	W	16	16	DBp15	DBp14	DBp13	DBp12	DBp11	DBp10	DBp9	DBp8	
H'D007					DBp7	DBp6	DBp5	DBp4	DBp3	DBp2	DBp1	DBp0	
H'D008	DAs	W	16	16	DAs15	DAs14	DAs13	DAs12	DAs11	DAs10	DAs9	DAs8	
H'D009					DAs7	DAs6	DAs5	DAs4	DAs3	DAs2	DAs1	DAs0	
H'D00A	DBs	W	16	16	DBs15	DBs14	DBs13	DBs12	DBs11	DBs10	DBs9	DBs8	
H'D00B					DBs7	DBs6	DBs5	DBs4	DBs3	DBs2	DBs1	DBs0	
H'D00C	DOfp	W	16	16	DOfp15	DOfp14	DOfp13	DOfp12	DOfp11	DOfp10	DOfp9	DOfp8	
H'D00D					DOfp7	DOfp6	DOfp5	DOfp4	DOfp3	DOfp2	DOfp1	DOfp0	
H'D00E	DOfs	W	16	16	DOfs15	DOfs14	DOfs13	DOfs12	DOfs11	DOfs10	DOfs9	DOfs8	
H'D00F					DOfs7	DOfs6	DOfs5	DOfs4	DOfs3	DOfs2	DOfs1	DOfs0	
H'D010	CGKp	W	16	16	CGKp15	CGKp14	CGKp13	CGKp12	CGKp11	CGKp10	CGKp9	CGKp8	Capstan digital filter
H'D011					CGKp7	CGKp6	CGKp5	CGKp4	CGKp3	CGKp2	CGKp1	CGKp0	
H'D012	CGKs	W	16	16	CGKs15	CGKs14	CGKs13	CGKs12	CGKs11	CGKs10	CGKs9	CGKs8	
H'D013					CGKs7	CGKs6	CGKs5	CGKs4	CGKs3	CGKs2	CGKs1	CGKs0	
H'D014	CAp	W	16	16	CAp15	CAp14	CAp13	CAp12	CAp11	CAp10	CAp9	CAp8	
H'D015					CAp7	CAp6	CAp5	CAp4	CAp3	CAp2	CAp1	CAp0	
H'D016	CBp	W	16	16	CBp15	CBp14	CBp13	CBp12	CBp11	CBp10	CBp9	CBp8	
H'D017					CBp7	CBp6	CBp5	CBp4	CBp3	CBp2	CBp1	CBp0	
H'D018	CAs	W	16	16	CAs15	CAs14	CAs13	CAs12	CAs11	CAs10	CAs9	CAs8	
H'D019					CAs7	CAs6	CAs5	CAs4	CAs3	CAs2	CAs1	CAs0	
H'D01A	CBs	W	16	16	CBs15	CBs14	CBs13	CBs12	CBs11	CBs10	CBs9	CBs8	
H'D01B					CBs7	CBs6	CBs5	CBs4	CBs3	CBs2	CBs1	CBs0	
H'D01C	COfp	W	16	16	COfp15	COfp14	COfp13	COfp12	COfp11	COfp10	COfp9	COfp8	
H'D01D					COfp7	COfp6	COfp5	COfp4	COfp3	COfp2	COfp1	COfp0	
H'D01E	COfs	W	16	16	COfs15	COfs14	COfs13	COfs12	COfs11	COfs10	COfs9	COfs8	
H'D01F					COfs7	COfs6	COfs5	COfs4	COfs3	COfs2	COfs1	COfs0	
H'D020	DZs	W	16	16	—	—	—	—	DZs11	DZs10	DZs9	DZs8	Digital filter
H'D021					DZs7	DZs6	DZs5	DZs4	DZs3	DZs2	DZs1	DZs0	
H'D022	DZp	W	16	16	—	—	—	—	DZp11	DZp10	DZp9	DZp8	
H'D023					DZp7	DZp6	DZp5	DZp4	DZp3	DZp2	DZp1	DZp0	
H'D024	CZs	W	16	16	—	—	—	—	CZs11	CZs10	CZs9	CZs8	
H'D025					CZs7	CZs6	CZs5	CZs4	CZs3	CZs2	CZs1	CZs0	
H'D026	CZp	W	16	16	—	—	—	—	CZp11	CZp10	CZp9	CZp8	
H'D027					CZp7	CZp6	CZp5	CZp4	CZp3	CZp2	CZp1	CZp0	

Address ⁺	Register Name	R/W	Access	Bus Width	7	6	5	4	3	2	1	0	Module Name
HD028	DFIC	R/W	8	16	—	DROV	DPHA	DZPON	DZSON	DSG2	DSG1	DSG0	Digital filter
HD029	CFIC	R/W	8		—	CROV	CPHA	CZPON	CZSON	CSG2	CSG1	CSG0	
HD02A	DFUCR	R/W	8	16	—	—	PTON	CP/DP	CFEPS	DFEPS	CFESS	DFESS	
HD030	DFPR	W	16	16	DFPR15	DFPR14	DFPR13	DFPR12	DFPR11	DFPR10	DFPR9	DFPR8	Drum error detector
HD031					DFPR7	DFPR6	DFPR5	DFPR4	DFPR3	DFPR2	DFPR1	DFPR0	
HD032	DFER	R/W	16	16	DFER15	DFER14	DFER13	DFER12	DFER11	DFER10	DFER9	DFER8	
HD033					DFER7	DFER6	DFER5	DFER4	DFER3	DFER2	DFER1	DFER0	
HD034	DFRUDR	W	16	16	DFRUDR15	DFRUDR14	DFRUDR13	DFRUDR12	DFRUDR11	DFRUDR10	DFRUDR9	DFRUDR8	
HD035					DFRUDR7	DFRUDR6	DFRUDR5	DFRUDR4	DFRUDR3	DFRUDR2	DFRUDR1	DFRUDR0	
HD036	DFRLDR	W	16	16	DFRLDR15	DFRLDR14	DFRLDR13	DFRLDR12	DFRLDR11	DFRLDR10	DFRLDR9	DFRLDR8	
HD037					DFRLDR7	DFRLDR6	DFRLDR5	DFRLDR4	DFRLDR3	DFRLDR2	DFRLDR1	DFRLDR0	
HD038	DFVCR	R/W	8	16	DFCS1	DFCS0	DFOVF	DFRFON	DF-R/UNR	DPCNT	DFRCS1	DFRCS0	
HD039	DPGCR	R/W	8	16	DPCS1	DPCS0	DPOVF	N/V	HSWES	—	—	—	
HD03A	DPPR2	W	16	16	DPPR15	DPPR14	DPPR13	DPPR12	DPPR11	DPPR10	DPPR9	DPPR8	
HD03B					DPPR7	DPPR6	DPPR5	DPPR4	DPPR3	DPPR2	DPPR1	DPPR0	
HD03C	DPPR1	W	8	16	—	—	—	—	DPPR19	DPPR18	DPPR17	DPPR16	
HD03D	DPER1	W	8	16	—	—	—	—	DPER19	DPER18	DPER17	DPER16	
HD03E	DPER2	W	16	16	DPER15	DPER14	DPER13	DPER12	DPER11	DPER10	DPER9	DPER8	
HD03F					DPER7	DPER6	DPER5	DPER4	DPER3	DPER2	DPER1	DPER0	
HD040 to HD04F													
HD050	CFPR	W	16	16	CFPR15	CFPR14	CFPR13	CFPR12	CFPR11	CFPR10	CFPR9	CFPR8	Capstan error detector
HD051					CFPR7	CFPR6	CFPR5	CFPR4	CFPR3	CFPR2	CFPR1	CFPR0	
HD052	CFER	R/W	16	16	CFER15	CFER14	CFER13	CFER12	CFER11	CFER10	CFER9	CFER8	
HD053					CFER7	CFER6	CFER5	CFER4	CFER3	CFER2	CFER1	CFER0	
HD054	CFRUDR	W	16	16	CFRUDR15	CFRUDR14	CFRUDR13	CFRUDR12	CFRUDR11	CFRUDR10	CFRUDR9	CFRUDR8	
HD055					CFRUDR7	CFRUDR6	CFRUDR5	CFRUDR4	CFRUDR3	CFRUDR2	CFRUDR1	CFRUDR0	
HD056	CFRLDR	W	16	16	CFRLDR15	CFRLDR14	CFRLDR13	CFRLDR12	CFRLDR11	CFRLDR10	CFRLDR9	CFRLDR8	
HD057					CFRLDR7	CFRLDR6	CFRLDR5	CFRLDR4	CFRLDR3	CFRLDR2	CFRLDR1	CFRLDR0	
HD058	CFVCR	R/W	8		CFCS1	CFCS0	CFOVF	CFRFON	CF-R/UNR	CPCNT	CFRCS1	CFRCS0	
HD059	CPGCR	R/W	8	16	CPCS1	CPCS0	CPOVF	CR/RF	SELCFG2	—	—	—	
HD05A	CPPR2	W	16	16	CPH15	CPH14	CPH13	CPH12	CPH11	CPH10	CPH9	CPH8	
HD05B					CPH7	CPH6	CPH5	CPH4	CPH3	CPH2	CPH1	CPH0	
HD05C	CPPR1	W	8	16	—	—	—	—	CPH19	CPH18	CPH17	CPH16	
HD05D	CPER1	W	8	16	—	—	—	—	CPER19	CPER18	CPER17	CPER16	
HD05E	CPER2	W	16	16	CPER15	CPER14	CPER13	CPER12	CPER11	CPER10	CPER9	CPER8	
HD05F					CPER7	CPER6	CPER5	CPER4	CPER3	CPER2	CPER1	CPER0	
HD060	HSM1	R/W	8	16	FLB	FLA	EMPB	EMPA	OVWB	OVWA	CLRB	CLRA	HSW timing generator
HD061	HSM2	R/W	8		FRT	FGR2OFF	LOP	EDG	ISEL1	SOFG	OFG	VFF/NFF	
HD062	HSLP	R/W	8	16	LOB3	LOB2	LOB1	LOB0	LOA3	LOA2	LOA1	LOA0	
HD063													
HD064	FPDRA	W	16	16	—	ADTRGA	STRIGA	NarrowFFA	VFFA	AFFA	VpulseA	MlevelA	
HD065					PPGA7	PPGA6	PPGA5	PPGA4	PPGA3	PPGA2	PPGA1	PPGA0	
HD066	FTPRA ^{a2}	W	16	16	FTPRA15	FTPRA14	FTPRA13	FTPRA12	FTPRA11	FTPRA10	FTPRA9	FTPRA8	
HD066	FTCTR ^{a2}	R	16		FTCTR15	FTCTR14	FTCTR13	FTCTR12	FTCTR11	FTCTR10	FTCTR9	FTCTR8	
HD067	FTPRA ^{a2}	W	16	16	FTPRA7	FTPRA6	FTPRA5	FTPRA4	FTPRA3	FTPRA2	FTPRA1	FTPRA0	
HD067	FTCTR ^{a2}	R	16		FTCTR7	FTCTR6	FTCTR5	FTCTR4	FTCTR3	FTCTR2	FTCTR1	FTCTR0	
HD068	FPDRB	W	16	16	—	ADTRGB	STRIGB	NarrowFFB	VFFB	AFFB	VpulseB	MlevelB	
HD069					PPGB7	PPGB6	PPGB5	PPGB4	PPGB3	PPGB2	PPGB1	PPGB0	
HD06A	FTPRB	W	16	16	FTPRB15	FTPRB14	FTPRB13	FTPRB12	FTPRB11	FTPRB10	FTPRB9	FTPRB8	
HD06B					FTPRB7	FTPRB6	FTPRB5	FTPRB4	FTPRB3	FTPRB2	FTPRB1	FTPRB0	

Address* ¹	Register Name	R/W	Access	Bus Width	7	6	5	4	3	2	1	0	Module Name
HD06C	DFCRA* ²	W	8	16	ISEL2	CCLR	CKSL	DFCRA4	DFCRA3	DFCRA2	DFCRA1	DFCRA0	HSW timing generator
HD06C	DFCTR* ²	R	8		—	—	—	DFCTR4	DFCTR3	DFCTR2	DFCTR1	DFCTR0	
HD06D	DFCRB	W	8	16	—	—	—	DFCRB4	DFCRB3	DFCRB2	DFCRB1	DFCRB0	
HD06E	CHCR	W	8	16	V/N	HSWPOL	CRH	HAH	SIG3	SIG2	SIG1	SIG0	4 head special-effects playback
HD06F	ADDVR	R/W	8		—	—	—	HMSK	HIZ	CUT	VPON	POL	Additional V
HD070	XDR	W	16	16	—	—	—	—	XD11	XD10	XD9	XD8	X-value, TRK-value
HD071					XD7	XD6	XD5	XD4	XD3	XD2	XD1	XD0	
HD072	TRDR	W	16	16	—	—	—	—	TRD11	TRD10	TRD9	TRD8	
HD073					TRD7	TRD6	TRD5	TRD4	TRD3	TRD2	TRD1	TRD0	
HD074	XTCR	R/W	8	16	—	CAPRF	AT/MU	TRK/X	EXC/REF	XCS	DVREF1	DVREF0	
HD075 to HD077													
HD078	DPWDR	R/W	16	16	—	—	—	—	DPWDR11	DPWDR10	DPWDR9	DPWDR8	Drum 12-bit PWM
HD079					DPWDR7	DPWDR6	DPWDR5	DPWDR4	DPWDR3	DPWDR2	DPWDR1	DPWDR0	
HD07A	DPWCR	W	8	16	DPOL	DDC	DHIZ	DH/L	DSF/DF	DCK2	DCK1	DCK0	Capstan 12-bit PWM
HD07B	CPWCR	W	8		CPOL	CDC	CHIZ	CH/L	CSF/DF	CCK2	CCK1	CCK0	
HD07C	CPWDR	R/W	16	16	—	—	—	—	CPWDR11	CPWDR10	CPWDR9	CPWDR8	
HD07D					CPWDR7	CPWDR6	CPWDR5	CPWDR4	CPWDR3	CPWDR2	CPWDR1	CPWDR0	
HD07E to HD07F													
HD080	CTCR	W	8	16	NT/PL	FSLC	FSLB	FSLA	CCS	LCTL	UNCTL	SLWM	CTL circuit
HD081	CTL M	R/W	8		ASM	REC/PB	FW/RV	MD4	MD3	MD2	MD1	MD0	
HD082	RCDR1	W	16	16	—	—	—	—	CMT1B	CMT1A	CMT19	CMT18	
HD083					CMT17	CMT16	CMT15	CMT14	CMT13	CMT12	CMT11	CMT10	
HD084	RCDR2	W	16	16	—	—	—	—	CMT2B	CMT2A	CMT29	CMT28	
HD085					CMT27	CMT26	CMT25	CMT24	CMT23	CMT22	CMT21	CMT20	
HD086	RCDR3	W	16	16	—	—	—	—	CMT3B	CMT3A	CMT39	CMT38	
HD087					CMT37	CMT36	CMT35	CMT34	CMT33	CMT32	CMT31	CMT30	
HD088	RCDR4	W	16	16	—	—	—	—	CMT4B	CMT4A	CMT49	CMT48	
HD089					CMT47	CMT46	CMT45	CMT44	CMT43	CMT42	CMT41	CMT40	
HD08A	RCDR5	W	16	16	—	—	—	—	CMT5B	CMT5A	CMT59	CMT58	
HD08B					CMT57	CMT56	CMT55	CMT54	CMT53	CMT52	CMT51	CMT50	
HD08C	DI/O	R/W	8	16	VCTR2	VCTR1	VCTR0	—	BPON	BPS	BPF	DI/O	
HD08D	BTPR	R/W	8		LSP7	LSP6	LSP5	LSP4	LSP3	LSP2	LSP1	LSP0	
HD08E to HD08F													
HD090	RFD	W	16	16	REF15	REF14	REF13	REF12	REF11	REF10	REF9	REF8	Reference signal generator
HD091					REF7	REF6	REF5	REF4	REF3	REF2	REF1	REF0	
HD092	CRF	W	16	16	CRF15	CRF14	CRF13	CRF12	CRF11	CRF10	CRF9	CRF8	
HD093					CRF7	CRF6	CRF5	CRF4	CRF3	CRF2	CRF1	CRF0	
HD094	RFC	R/W	16	16	RFC15	RFC14	RFC13	RFC12	RFC11	RFC10	RFC9	RFC8	
HD095					RFC7	RFC6	RFC5	RFC4	RFC3	RFC2	RFC1	RFC0	
HD096	RFM	R/W	8	16	RCS	VNA	CVS	REX	CRD	OD/EV	VST	VEG	
HD097	RFM2	R/W	8		—	—	—	—	—	—	—	FDS	

Address ¹	Register Name	R/W	Access	Bus Width	7	6	5	4	3	2	1	0	Module Name
H'D098	CTVC	R/W	8	16	CEX	CEG	—	—	—	CFG	HSW	CTL	Frequency divider
H'D099	CTLR	W	8		CTL7	CTL6	CTL5	CTL4	CTL3	CTL2	CTL1	CTL0	
H'D09A	CDVC	R/W	8		MCGin	—	CMK	CMN	DVTRG	CRF	CPS1	CPS0	
H'D09B	CDIVR1	W	8		—	CDV16	CDV15	CDV14	CDV13	CDV12	CDV11	CDV10	
H'D09C	CDIVR2	W	8	16	—	CDV26	CDV25	CDV24	CDV23	CDV22	CDV21	CDV20	
H'D09D	CTMR	W	8		—	—	CPM5	CPM4	CPM3	CPM2	CPM1	CPM0	
H'D09E	FGCR	W	8		16	—	—	—	—	—	—	DRF	
H'D09F													
H'D0A0	SPMR	R/W	8	8	CTLSTOP	—	CFGCOMP	—	—	—	—	—	Servo port control
H'D0A1 to H'D0A2													
H'D0A3	SVMCR	R/W	8	8	—	—	SVMCR5	SVMCR4	SVMCR3	SVMCR2	SVMCR1	SVMCR0	
H'D0A4	CTLGR	R/W	8	8	—	—	CTLE/Ā	CTLFb	CTLGR3	CTLGR2	CTLGR1	CTLGR0	
H'D0A5 to H'D0AF													
H'D0B0	VTR	W	8	16	—	—	VTR5	VTR4	VTR3	VTR2	VTR1	VTR0	Sync detector (servo)
H'D0B1	HTR	W	8	16	—	—	—	—	HTR3	HTR2	HTR1	HTR0	
H'D0B2	HRTR	W	8	16	HRTR7	HRTR6	HRTR5	HRTR4	HRTR3	HRTR2	HRTR1	HRTR0	
H'D0B3	HPWR	W	8	16	—	—	—	—	HPWR3	HPWR2	HPWR1	HPWR0	
H'D0B4	NWR	W	8	16	—	—	NWR5	NWR4	NWR3	NWR2	NWR1	NWR0	
H'D0B5	NDR	W	8	16	NDR7	NDR6	NDR5	NDR4	NDR3	NDR2	NDR1	NDR0	
H'D0B6	SYNCR	R/W	8	16	—	—	—	—	NIS/VD	NOIS	FLD	SYCT	
H'D0B7													
H'D0B8	SIENR1	R/W	8	16	IEDRM3	IEDRM2	IEDRM1	IECAP3	IECAP2	IECAP1	IEHSW2	IEHSW1	Servo interrupt control
H'D0B9	SIENR2	R/W	8	16	—	—	—	—	—	—	IESNC	IECTL	
H'D0BA	SIRQR1	R/W	8	16	IRRDRM3	IRRDRM2	IRRDRM1	IRRCAP3	IRRCAP2	IRRCAP1	IRRHWS2	IRRHWS1	
H'D0BB	SIRQR2	R/W	8	16	—	—	—	—	—	—	IRRSNC	IRRCTL	
H'D0BC to H'D0E4													
H'D0E5	DDCSWR	R/W	8	8	SWE	SW	IE	IF	—	—	—	—	I ² C interface
H'D0E8	ICCR0	R/W	8	8	ICE	IEIC	MST	TRS	ACKE	BBSY	IRIC	SCP	
H'D0E9	ICSR0	R/W	8	8	ESTP	STOP	IRTR	AASX	AL	AAS	ADZ	ACKB	
H'D0EE	ICDR0 ^{*3}	R/W	8	8	ICDR7	ICDR6	ICDR5	ICDR4	ICDR3	ICDR2	ICDR1	ICDR0	
H'D0EE	SARX0 ^{*3}				SVAX6	SVAX5	SVAX4	SVAX3	SVAX2	SVAX1	SVAX0	FSX	
H'D0EF	ICMR0 ^{*3}				MLS	WAIT	CKS2	CKS1	CKS0	BC2	BC1	BC0	
H'D0EF	SAR0 ^{*3}				SVA6	SVA5	SVA4	SVA3	SVA2	SVA1	SVA0	FS	
H'D0F0 to H'D0FF													
H'D100	TIER	R/W	8	16	ICIAE	ICIBE	ICICE	ICIDE	OCIAE	OCIBE	OVIE	ICSA	Timer X1
H'D101	TCSRX	R/W	8	16	ICFA	ICFB	ICFC	ICFD	OCFA	OCFB	OVF	CCLRA	
H'D102	FRCH	R/W	8/16	16									
H'D103	FRCL												
H'D104	OCRAH ^{*4}	R/W	8/16	16									
H'D105	OCRAL ^{*4}												
H'D104	OCRBH ^{*4}	R/W	8/16	16									
H'D105	OCRBL ^{*4}												
H'D106	TCRX	R/W	8	16	IEDGA	IEDGB	IEDGC	IEDGD	BUFEA	BUFEB	CKS1	CKS0	
H'D107	TOCR	R/W	8	16	ICSB	ICSC	ICSD	OCRS	OEA	OEB	OLVLA	OLVLB	
H'D108	ICRAH	R	8/16	16									
H'D109	ICRAL												

Address*1	Register Name	R/W	Access	Bus Width	7	6	5	4	3	2	1	0	Module Name
HD10A	ICRBH	R	8/16	16									Timer X1
HD10B	ICRBL												
HD10C	ICRCH	R	8/16	16									
HD10D	ICRCL												
HD10E	ICRDH	R	8/16	16									Timer B
HD10F	ICRDL												
HD110	TMB	R/W	8	8	TMB17	TMB1F	TMB1E	—	—	TMB12	TMB11	TMB10	
HD111	TCB	R	8	8	TCB17	TCB16	TCB15	TCB14	TCB13	TCB12	TCB11	TCB10	
HD111	TLB	W	8	8	TLB17	TLB16	TLB15	TLB14	TLB13	TLB12	TLB11	TLB10	Timer L
HD112	LMR	R/W	8	8	LM1F	LM1E	—	—	LMR3	LMR2	LMR1	LMR0	
HD113	LTC	R	8	8	LTC7	LTC6	LTC5	LTC4	LTC3	LTC2	LTC1	LTC0	
HD113	RCR	W	8	8	RCR7	RCR6	RCR5	RCR4	RCR3	RCR2	RCR1	RCR0	
HD114 to HD117													Timer R
HD118	TMRM1	R/W	8	8	CLR2	AC/BR	RLD	RLCK	PS21	PS20	RLD/CAP	CPS	
HD119	TMRM2	R/W	8	8	LAT	PS11	PS10	PS31	PS30	CP/SLM	CAPF	SLW	
HD11A	TMRCP1	R	8	8	TMRC17	TMRC16	TMRC15	TMRC14	TMRC13	TMRC12	TMRC11	TMRC10	
HD11B	TMRCP2	R	8	8	TMRC27	TMRC26	TMRC25	TMRC24	TMRC23	TMRC22	TMRC21	TMRC20	14-bit PWM
HD11C	TMR1L	W	8	8	TMR17	TMR16	TMR15	TMR14	TMR13	TMR12	TMR11	TMR10	
HD11D	TMR12	W	8	8	TMR27	TMR26	TMR25	TMR24	TMR23	TMR22	TMR21	TMR20	
HD11E	TMR13	W	8	8	TMR37	TMR36	TMR35	TMR34	TMR33	TMR32	TMR31	TMR30	
HD11F	TMRCS	R/W	8	8	TMR13E	TMR12E	TMR11E	TMR13	TMR12	TMR11	—	—	8-bit PWM
HD120	PWDRL	W	8	8	PWDRL7	PWDRL6	PWDRL5	PWDRL4	PWDRL3	PWDRL2	PWDRL1	PWDRL0	
HD121	PWDRU	W	8	8	—	—	PWDRU5	PWDRU4	PWDRU3	PWDRU2	PWDRU1	PWDRU0	
HD122	PWCR	R/W	8	8	—	—	—	—	—	—	—	PWMCRO	
HD123 to HD125													A/D
HD126	PWR0	W	8	8	PW 07	PW06	PW05	PW04	PW03	PW02	PW01	PW00	
HD127	PWR1	W	8	8	PW17	PW16	PW15	PW14	PW13	PW12	PW11	PW10	
HD128	PWR2	W	8	8	PW 27	PW26	PW25	PW24	PW23	PW22	PW21	PW20	
HD129	PWR3	W	8	8	PW 37	PW36	PW35	PW34	PW33	PW32	PW31	PW30	PSU
HD12A	PW8CR	R/W	8	8	—	—	—	—	PWC3	PWC2	PWC1	PWC0	
HD12B													
HD12C	ICR1	R	8	8	ICR17	ICR16	ICR15	ICR14	ICR13	ICR12	ICR11	ICR10	
HD12D	PCSR	R/W	8	8	IC1F	IC1E	ICEG	NCon/off	—	DCS2	DCS1	DCS0	Timer J
HD12E to HD12F													
HD130	ADRH	R	16	8	ADR9	ADR8	ADR7	ADR6	ADR5	ADR4	ADR3	ADR2	
HD131	ADRL				ADR1	ADR0	—	—	—	—	—	—	
HD132	AHRH	R	16		AHR9	AHR8	AHR7	AHR6	AHR5	AHR4	AHR3	AHR2	Timer J
HD133	AHRL				AHR1	AHR0	—	—	—	—	—	—	
HD134	ADCR	R/W	8		CK	—	HCH1	HCH0	SCH3	SCH2	SCH1	SCH0	
HD135	ADCSR	R/W	8		SEND	HEND	ADIE	SST	HST	BUSY	SCNL	—	
HD136	ADTSR	R/W	8		—	—	—	—	—	—	TRGS1	TRGS0	Timer J
HD137													
HD138	TLK	W	8/16	16	TLR27	TLR26	TLR25	TLR24	TLR23	TLR22	TLR21	TLR20	
HD138	TCK	R	8/16		TDR27	TDR26	TDR25	TDR24	TDR23	TDR22	TDR21	TDR20	
HD139	TLJ	W	8/16		TLR17	TLR16	TLR15	TLR14	TLR13	TLR12	TLR11	TLR10	Timer J
HD139	TCJ	R	8/16		TDR17	TDR16	TDR15	TDR14	TDR13	TDR12	TDR11	TDR10	
HD13A	TMJ	R/W	8/16		PS11	PS10	ST	8/16	PS21	PS20	TGL	T/R	

Address ⁺	Register Name	R/W	Access	Bus Width	7	6	5	4	3	2	1	0	Module Name
HD13B	TMJC	R/W	8/16	16	BUZZ1	BUZZ0	MON1	MON0	EXN	TMJ2IE	TMJ1IE	PS22	Timer J
HD13C	TMJS	R/W	8/16		TMJ2I	TMJ1I	—	—	—	—	—	—	
HD13D to HD147													
HD148	SMR1	R/W	8	8	C/Ā	CHR	PE	O/Ē	STOP	MP	CKS1	CKS0	Clock synchronous/ asynchronous SCI
HD149	BRR1	R/W	8										
HD14A	SCR1	R/W	8		TIE	RIE	TE	RE	MPIE	TEIE	CKE1	CKE0	
HD14B	TDR1	R/W	8										
HD14C	SSR1	R/W	8		TDRE	RDRF	ORER	FER	PER	TEND	MPB	MPBT	
HD14D	RDR1	R	8										
HD14E	SCMR1	R/W	8		—	—	—	—	SDIR	SINV	—	SMIF	
HD14F to HD157													
HD158	ICCR1	R/W	8	8	ICE	IEIC	MST	TRS	ACE	BBSY	IRIC	SCP	I ² C interface
HD159	ICSR1	R/W	8		ESTP	STOP	IRTR	AASX	AL	AAS	ADZ	ACKB	
HD15A to HD15D													
HD15E	ICDR1 ⁺	R/W	8	8	ICDR7	ICDR6	ICDR5	ICDR4	ICDR3	ICDR2	ICDR1	ICDR0	
HD15E	SARX1 ⁺	R/W	8		SVAX6	SVAX5	SVAX4	SVAX3	SVAX2	SVAX1	SVAX0	FSX	
HD15F	ICMR1 ⁺	R/W	8		MLS	WAIT	CKS2	CKS1	CKS0	BC2	BC1	BC0	
HD15F	SAR1 ⁺	R/W	8		SVA6	SVA5	SVA4	SVA3	SVA2	SVA1	SVA0	FS	
HD160 to HD1FF													
HD200	CLINE1	R/W	8/16	16	BPTN1	SZ1	CLU11	CLU12	KR1	KG1	KB1	KLU1	OSD
HD201	CLINE2	R/W	8/16	16	BPTN2	SZ2	CLU21	CLU22	KR2	KG2	KB2	KLU2	
HD202	CLINE3	R/W	8/16	16	BPTN3	SZ3	CLU31	CLU32	KR3	KG3	KB3	KLU3	
HD203	CLINE4	R/W	8/16	16	BPTN4	SZ4	CLU41	CLU42	KR4	KG4	KB4	KLU4	
HD204	CLINE5	R/W	8/16	16	BPTN5	SZ5	CLU51	CLU52	KR5	KG5	KB5	KLU5	
HD205	CLINE6	R/W	8/16	16	BPTN6	SZ6	CLU61	CLU62	KR6	KG6	KB6	KLU6	
HD206	CLINE7	R/W	8/16	16	BPTN7	SZ7	CLU71	CLU72	KR7	KG7	KB7	KLU7	
HD207	CLINE8	R/W	8/16	16	BPTN8	SZ8	CLU81	CLU82	KR8	KG8	KB8	KLU8	
HD208	CLINE9	R/W	8/16	16	BPTN9	SZ9	CLU91	CLU92	KR9	KG9	KB9	KLU9	
HD209	CLINE10	R/W	8/16	16	BPTN10	SZ10	CLU101	CLU102	KR10	KG10	KB10	KLU10	
HD20A	CLINE11	R/W	8/16	16	BPTN11	SZ11	CLU111	CLU112	KR11	KG11	KB11	KLU11	
HD20B	CLINE12	R/W	8/16	16	BPTN12	SZ12	CLU121	CLU122	KR12	KG12	KB12	KLU12	
HD20C	VPOSH	R/W	8/16	16	—	—	—	—	VSPC2	VSPC1	VSPC0	VP8	
HD20D	VPOS	R/W	8/16	16	VP7	VP6	VP5	VP4	VP3	VP2	VP1	VP0	
HD20E	HPOS	R/W	8/16	16	HP7	HP6	HP5	HP4	HP3	HP2	HP1	HP0	
HD20F	DOU	R/W	8/16	16	—	RGBC	YCOC	DOBC	DSEL	CRSEL	—	—	
HD210	DCNTLH	R/W	8/16	16	CDSPON	DISPM	LACEM	BLKS	OSDON	—	EDGE	EDGC	
HD211	DCNTLL	R/W	8/16	16	BR	BG	BB	BLU1	BLU0	CAMP	KAMP	BAMP	
HD212	DFORMH	R/W	8/16	16	TVM2	TVM1	TVM0	FSCIN	FSCEXT	—	OSDVE	OSDVF	
HD213	DFORML	R/W	8/16	16	—	—	—	—	—	DTMV	LDREQ	VACS	
HD214 to HD21F													
HD220	SEVFD	R/W	8/16	16	EVNIE	EVNIF	—	STBE4	STBE3	STBE2	STBE1	STBE0	Data slicer
HD221					SLVLE2	SLVLE1	SLVLE0	DLYE4	DLYE3	DLYE2	DLYE1	DLYE0	
HD222	SODFD	R/W	8/16		ODDIE	ODDIF	—	STBO4	STBO3	STBO2	STBO1	STBO0	
HD223					SLVL02	SLVL01	SLVL00	DLYO4	DLYO3	DLYO2	DLYO1	DLYO0	
HD224	SLINE1	R/W	8/16		SENB1	SFLD1	—	SLINE14	SLINE13	SLINE12	SLINE11	SLINE10	

Address*1	Register Name	R/W	Access	Bus Width	7	6	5	4	3	2	1	0	Module Name
H'D225	SLINE2	R/W	8/16	16	SENBL2	SFLD2	—	SLINE24	SLINE23	SLINE22	SLINE21	SLINE20	Data slicer
H'D226	SLINE3	R/W	8/16		SENBL3	SFLD3	—	SLINE34	SLINE33	SLINE32	SLINE31	SLINE30	
H'D227	SLINE4	R/W	8/16		SENBL4	SFLD4	—	SLINE44	SLINE43	SLINE42	SLINE41	SLINE40	
H'D228	SDTCT1	R	8/16		CRDF1	SBDF1	ENDF1	—	CRIC13	CRIC12	CRIC11	CRIC10	
H'D229	SDTCT2	R	8/16		CRDF2	SBDF2	ENDF2	—	CRIC23	CRIC22	CRIC21	CRIC20	
H'D22A	SDTCT3	R	8/16		CRDF3	SBDF3	ENDF3	—	CRIC33	CRIC32	CRIC31	CRIC30	
H'D22B	SDTCT4	R	8/16		CRDF4	SBDF4	ENDF4	—	CRIC43	CRIC42	CRIC41	CRIC40	
H'D22C	SDATA1	R	8/16										
H'D22D													
H'D22E	SDATA2	R	8/16										
H'D22F													
H'D230	SDATA3	R	8/16										
H'D231													
H'D232	SDATA4	R	8/16										
H'D233													
H'D234 to H'D23F													
H'D240	SEPIMR	R/W	8	16	CCMPV1	CCMPV0	CCMPSL	SYNCT	VSEL	DLPFON	—	FRQSEL	Sync separator
H'D241	SEPCCR	R/W	8		AFCVIE	AFCVIF	VCKSL	VCMPON	HCKSEL	HHKON	—	FLD	
H'D242	SEPACR	R/W	8		NDETIE	NDETIF	HSEL	—	—	ARST	—	—	
H'D243	HVTHR	W	8		—	—	—	HVTH4	HVTH3	HVTH2	HVTH1	HVTH0	
H'D244	VVTHR	W	8		VVTH7	VVTH6	VVTH5	VVTH4	VVTH3	VVTH2	VVTH1	VVTH0	
H'D245	FWIDR	W	8		—	—	—	—	FWID3	FWID2	FWID1	FWID0	
H'D246	HCMMR	W	16		HC8	HC7	HC6	HC5	HC4	HC3	HC2	HC1	
H'D247					HC0	HM6	HM5	HM4	HM3	HM2	HM1	HM0	
H'D248	NDETC	R	8		NC7	NC6	NC5	NC4	NC3	NC2	NC1	NC0	
	NDETR	W	8		NR7	NR6	NR5	NR4	NR3	NR2	NR1	NR0	
H'D249	DDETRW	W	8		SRWDE1	SRWDE0	SRWDS1	SRWDS0	CRWDE1	CRWDE0	CRWDS1	CRWDS0	
H'D24A	INFRQR	W	8		VFS2	VFS1	HFS	—	—	—	—	—	
H'D24B to H'FFAF													
H'FFB0	TAR0	R/W	8	8	A23	A22	A21	A20	A19	A18	A17	A16	ATC
H'FFB1					A15	A14	A13	A12	A11	A10	A9	A8	
H'FFB2					A7	A6	A5	A4	A3	A2	A1	—	
H'FFB3	TAR1	R/W	8		A23	A22	A21	A20	A19	A18	A17	A16	
H'FFB4					A15	A14	A13	A12	A11	A10	A9	A8	
H'FFB5					A7	A6	A5	A4	A3	A2	A1	—	
H'FFB6	TAR2	R/W	8		A23	A22	A21	A20	A19	A18	A17	A16	
H'FFB7					A15	A14	A13	A12	A11	A10	A9	A8	
H'FFB8					A7	A6	A5	A4	A3	A2	A1	—	
H'FFB9	ATCR	R/W	8		—	—	—	—	—	TRC2	TRC1	TRC0	
H'FFBA	TMA	R/W	8	8	TMAOV	TMAIE	—	—	TMA3	TMA2	TMA1	TMA0	Timer A
H'FFBB	TCA	R	8		TCA7	TCA6	TCA5	TCA4	TCA3	TCA2	TCA1	TCA0	
H'FFBC	WTCSSR	R/W	8/16	16	OVF	WT/IT	TME	—	RST/NMI	CKS2	CKS1	CKS0	WDT
H'FFBD	WTCNT*5	R/W	8/16										
H'FFBE to H'FFBF													
H'FFC0	PDR0	R	8	8	PDR07	PDR06	PDR05	PDR04	PDR03	PDR02	PDR01	PDR00	Port data register
H'FFC1	PDR1	R/W	8		PDR17	PDR16	PDR15	PDR14	PDR13	PDR12	PDR11	PDR10	
H'FFC2	PDR2	R/W	8		PDR27	PDR26	PDR25	PDR24	PDR23	PDR22	PDR21	PDR20	

Address ⁺	Register Name	R/W	Access	Bus Width	7	6	5	4	3	2	1	0	Module Name		
HFFC3	PDR3	R/W	8	8	PDR37	PDR36	PDR35	PDR34	PDR33	PDR32	PDR31	PDR30	Port data register		
HFFC4	PDR4	R/W	8		PDR47	PDR46	PDR45	PDR44	PDR43	PDR42	PDR41	PDR40			
HFFC5															
HFFC6	PDR6	R/W	8	8	PDR67	PDR66	PDR65	PDR64	PDR63	PDR62	PDR61	PDR60			
HFFC7	PDR7	R/W	8		PDR77	PDR76	PDR75	PDR74	PDR73	PDR72	PDR71	PDR70			
HFFC8	PDR8	R/W	8		PDR87	PDR86	PDR85	PDR84	PDR83	PDR82	PDR81	PDR80			
HFFC9 to HFFCC															
HFFCD	PMR0	R/W	8	8	PMR07	PMR06	PMR05	PMR04	PMR03	PMR02	PMR01	PMR00	Port mode register		
HFFCE	PMR1	R/W	8		PMR17	PMR16	PMR15	PMR14	PMR13	PMR12	PMR11	PMR10			
HFFCF															
HFFD0	PMR3	R/W	8	8	PMR37	PMR36	PMR35	PMR34	PMR33	PMR32	PMR31	PMR30			
HFFD1	PCR1	W	8		PCR17	PCR16	PCR15	PCR14	PCR13	PCR12	PCR11	PCR10			
HFFD2	PCR2	W	8		PCR27	PCR26	PCR25	PCR24	PCR23	PCR22	PCR21	PCR20			
HFFD3	PCR3	W	8		PCR37	PCR36	PCR35	PCR34	PCR33	PCR32	PCR31	PCR30			
HFFD4	PCR4	W	8		PCR47	PCR46	PCR45	PCR44	PCR43	PCR42	PCR41	PCR40			
HFFD5															
HFFD6	PCR6	W	8	8	PCR67	PCR66	PCR65	PCR64	PCR63	PCR62	PCR61	PCR60			
HFFD7	PCR7	W	8		PCR77	PCR76	PCR75	PCR74	PCR73	PCR72	PCR71	PCR70			
HFFD8	PCR8	W	8		PCR87	PCR86	PCR85	PCR84	PCR83	PCR82	PCR81	PCR80			
HFFD9	PMRA	R/W	8	8	PMRA7	PMRA6	—	—	—	—	—	—	Port mode register		
HFFDA	PMRB	R/W	8		PMRB7	PMRB6	PMRB5	PMRB4	—	—	—	—			
HFFDB	PMR4	R/W	8		PMR47	—	—	—	—	—	—	PMR40			
HFFDC															
HFFDD	PMR6	R/W	8	8	PMR67	PMR66	PMR65	PMR64	PMR63	PMR62	PMR61	PMR60			
HFFDE	PMR7	R/W	8		PMR77	PMR76	PMR75	PMR74	PMR73	PMR72	PMR71	PMR70			
HFFDF	PMR8	R/W	8		PMR87	PMR86	PMR85	PMR84	PMR83	PMR82	PMR81	PMR80			
HFFE0	PMRC	R/W	8		—	—	PMRC5	PMRC4	PMRC3	—	PMRC1	—			
HFFE1	PUR1	R/W	8		PUR17	PUR16	PUR15	PUR14	PUR13	PUR12	PUR11	PUR10			
HFFE2	PUR2	R/W	8		PUR27	PUR26	PUR25	PUR24	PUR23	PUR22	PUR21	PUR20			
HFFE3	PUR3	R/W	8		PUR37	PUR36	PUR35	PUR34	PUR33	PUR32	PUR31	PUR30	Port pull-up select register		
HFFE4	RTPEGR	R/W	8		—	—	—	—	—	—	RTPEGR1	RTPEGR0			
HFFE5	RTPSR1	R/W	8		RTPSR17	RTPSR16	RTPSR15	RTPSR14	RTPSR13	RTPSR12	RTPSR11	RTPSR10			
HFFE6	RTPSR2	R/W	8		RTPSR27	RTPSR26	RTPSR25	RTPSR24	—	—	—	—			
HFFE7															
HFFE8	SYSCR	R/W	8		8	—	—	INTM1	INTM0	XRST	—	—		—	
HFFE9	MDCR	R	8	—		—	—	—	—	—	—	MDS0	System control register		
HFFEA	SBYCR	R/W	8	SSBY		STS2	STS1	STS0	—	—	SCK1	SCK0			
HFFEB	LPWRCR	R/W	8	DTON	LSON	NESEL	—	—	—	SA1	SA0				
HFFEC	MSTPCRH	R/W	8	MSTP15	MSTP14	MSTP13	MSTP12	MSTP11	MSTP10	MSTP9	MSTP8				
HFFED	MSTPCRL	R/W	8	MSTP7	MSTP6	MSTP5	MSTP4	MSTP3	MSTP2	MSTP1	MSTP0				
HFFEE	STCR	R/W	8	—	IICX1	IICX0	—	FLSHE	OSROME	—	—				
HFFEF															
HFFF0	IEGR	R/W	8	8	—	IRQ5EG	IRQ4EG	IRQ3EG	IRQ2EG	IRQ1EG	IRQ0EG1		IRQ0EG0	IRQ edge	
HFFF1	IENR	R/W	8		—	—	IRQ5E	IRQ4E	IRQ3E	IRQ2E	IRQ1E	IRQ0E	IRQ enable		
HFFF2	IRQR	R/W	8		—	—	IRQ5F	IRQ4F	IRQ3F	IRQ2F	IRQ1F	IRQ0F	IRQ status		
HFFF3	ICRA	R/W	8		ICRA7	ICRA6	ICRA5	ICRA4	ICRA3	ICRA2	ICRA1	ICRA0	IRQ priority control		
HFFF4	ICRB	R/W	8		ICRB7	ICRB6	ICRB5	ICRB4	ICRB3	ICRB2	ICRB1	ICRB0			
HFFF5	ICRC	R/W	8		ICRC7	ICRC6	ICRC5	ICRC4	ICRC3	ICRC2	ICRC1	ICRC0			
HFFF6	ICRD	R/W	8		ICRD7	ICRD6	ICRD5	ICRD4	ICRD3	ICRD2	ICRD1	ICRD0			
HFFF7															
HFFF7	—	—	—		—	—	—	—	—	—	—	—		—	

Address*1	Register Name	R/W	Access	Bus Width	7	6	5	4	3	2	1	0	Module Name
H'FFF8	FLMCR1	R/W	8	8	FWE	SWE1	ESU1	PSU1	EV1	PV1	E1	P1	Flash memory
H'FFF9	FLMCR2	R/W	8	8	FLER	SWE2	ESU2	PSU2	EV2	PV2	E2	P2	
H'FFFA	EBR1	R/W	8	8	EB7	EB6	EB5	EB4	EB3	EB2	EB1	EB0	
H'FFFB	EBR2	R/W	8	8	EB15	EB14	EB13	EB12	EB11	EB10	EB9	EB8	
H'FFFC	—	—	—	—	—	—	—	—	—	—	—	—	
H'FFFD	—	—	—	—	—	—	—	—	—	—	—	—	
H'FFFE	—	—	—	—	—	—	—	—	—	—	—	—	
H'FFFF	—	—	—	—	—	—	—	—	—	—	—	—	

- Notes:
1. Lower 16bits of the address.
 2. Assigned to the same address.
 3. Access varies depending on the ICE bit.
 4. OCRA and OCRB address are the same, which can be switched by the OCSR bit in TOCR.
 5. The address is H'FFBC when written to. WTCNT and WTCSR are assigned to the same address. Refer to section 17.2.4, Notes on Register Access.

B.2 Function List

H'D000 to H'D001: Drum Phase Gain Constant DGKp: Drum Digital Filter

Bit	:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		DGKp15	DGKp14	DGKp13	DGKp12	DGKp11	DGKp10	DGKp9	DGKp8	DGKp7	DGKp6	DGKp5	DGKp4	DGKp3	DGKp2	DGKp1	DGKp0
Initial value	:	*	*	*	*	*	*	*	*	*	*	*	*	*	*	*	*
R/W	:	W	W	W	W	W	W	W	W	W	W	W	W	W	W	W	W

H'D002 to H'D003: Drum Speed Gain Constant DGKs: Drum Digital Filter

Bit	:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		DGKs15	DGKs14	DGKs13	DGKs12	DGKs11	DGKs10	DGKs9	DGKs8	DGKs7	DGKs6	DGKs5	DGKs4	DGKs3	DGKs2	DGKs1	DGKs0
Initial value	:	*	*	*	*	*	*	*	*	*	*	*	*	*	*	*	*
R/W	:	W	W	W	W	W	W	W	W	W	W	W	W	W	W	W	W

H'D004 to H'D005: Drum Phase Coefficient A DAp: Drum Digital Filter

Bit	:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		DAp15	DAp14	DAp13	DAp12	DAp11	DAp10	DAp9	DAp8	DAp7	DAp6	DAp5	DAp4	DAp3	DAp2	DAp1	DAp0
Initial value	:	*	*	*	*	*	*	*	*	*	*	*	*	*	*	*	*
R/W	:	W	W	W	W	W	W	W	W	W	W	W	W	W	W	W	W

H'D006 to H'D007: Drum Phase Coefficient B DBp: Drum Digital Filter

Bit	:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		DBp15	DBp14	DBp13	DBp12	DBp11	DBp10	DBp9	DBp8	DBp7	DBp6	DBp5	DBp4	DBp3	DBp2	DBp1	DBp0
Initial value	:	*	*	*	*	*	*	*	*	*	*	*	*	*	*	*	*
R/W	:	W	W	W	W	W	W	W	W	W	W	W	W	W	W	W	W

H'D008 to H'D009: Drum Speed Coefficient A DAs: Drum Digital Filter

Bit	:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		DAs15	DAs14	DAs13	DAs12	DAs11	DAs10	DAs9	DAs8	DAs7	DAs6	DAs5	DAs4	DAs3	DAs2	DAs1	DAs0
Initial value	:	*	*	*	*	*	*	*	*	*	*	*	*	*	*	*	*
R/W	:	W	W	W	W	W	W	W	W	W	W	W	W	W	W	W	W

H'D00A to H'D00B: Drum Speed Coefficient B DBs: Drum Digital Filter

Bit	: 15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	DBs15	DBs14	DBs13	DBs12	DBs11	DBs10	DBs9	DBs8	DBs7	DBs6	DBs5	DBs4	DBs3	DBs2	DBs1	DBs0
Initial value :	*	*	*	*	*	*	*	*	*	*	*	*	*	*	*	*
R/W	: W	W	W	W	W	W	W	W	W	W	W	W	W	W	W	W

H'D00C to H'D00D: Drum Phase Offset DOfp: Drum Digital Filter

Bit	: 15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	DOfp15	DOfp14	DOfp13	DOfp12	DOfp11	DOfp10	DOfp9	DOfp8	DOfp7	DOfp6	DOfp5	DOfp4	DOfp3	DOfp2	DOfp1	DOfp0
Initial value :	*	*	*	*	*	*	*	*	*	*	*	*	*	*	*	*
R/W	: W	W	W	W	W	W	W	W	W	W	W	W	W	W	W	W

H'D00E to H'D00F: Capstan Speed Offset DOfs: Drum Digital Filter

Bit	: 15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	DOfs15	DOfs14	DOfs13	DOfs12	DOfs11	DOfs10	DOfs9	DOfs8	DOfs7	DOfs6	DOfs5	DOfs4	DOfs3	DOfs2	DOfs1	DOfs0
Initial value :	*	*	*	*	*	*	*	*	*	*	*	*	*	*	*	*
R/W	: W	W	W	W	W	W	W	W	W	W	W	W	W	W	W	W

H'D010 to H'D011: Capstan Phase Gain Constant CGKp: Capstan Digital Filter

Bit	: 15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	CGKp15	CGKp14	CGKp13	CGKp12	CGKp11	CGKp10	CGKp9	CGKp8	CGKp7	CGKp6	CGKp5	CGKp4	CGKp3	CGKp2	CGKp1	CGKp0
Initial value :	*	*	*	*	*	*	*	*	*	*	*	*	*	*	*	*
R/W	: W	W	W	W	W	W	W	W	W	W	W	W	W	W	W	W

H'D012 to H'D013: Capstan Speed Gain Constant CGKs: Capstan Digital Filter

Bit	: 15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	CGKs15	CGKs14	CGKs13	CGKs12	CGKs11	CGKs10	CGKs9	CGKs8	CGKs7	CGKs6	CGKs5	CGKs4	CGKs3	CGKs2	CGKs1	CGKs0
Initial value :	*	*	*	*	*	*	*	*	*	*	*	*	*	*	*	*
R/W	: W	W	W	W	W	W	W	W	W	W	W	W	W	W	W	W

H'D014 to H'D015: Capstan Phase Coefficient A CAP: Capstan Digital Filter

Bit	: 15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	CAP15	CAP14	CAP13	CAP12	CAP11	CAP10	CAP9	CAP8	CAP7	CAP6	CAP5	CAP4	CAP3	CAP2	CAP1	CAP0
Initial value :	*	*	*	*	*	*	*	*	*	*	*	*	*	*	*	*
R/W	: W	W	W	W	W	W	W	W	W	W	W	W	W	W	W	W

H'D016 to H'D017: Capstan Phase Coefficient B CBp: Capstan Digital Filter

Bit	:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		CBp15	CBp14	CBp13	CBp12	CBp11	CBp10	CBp9	CBp8	CBp7	CBp6	CBp5	CBp4	CBp3	CBp2	CBp1	CBp0
Initial value	:	*	*	*	*	*	*	*	*	*	*	*	*	*	*	*	*
R/W	:	W	W	W	W	W	W	W	W	W	W	W	W	W	W	W	W

H'D018 to H'D019: Capstan Speed Coefficient A CAs: Capstan Digital Filter

Bit	:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		CAs15	CAs14	CAs13	CAs12	CAs11	CAs10	CAs9	CAs8	CAs7	CAs6	CAs5	CAs4	CAs3	CAs2	CAs1	CAs0
Initial value	:	*	*	*	*	*	*	*	*	*	*	*	*	*	*	*	*
R/W	:	W	W	W	W	W	W	W	W	W	W	W	W	W	W	W	W

H'D01A to H'D01B: Capstan Speed Coefficient B CBs: Capstan Digital Filter

Bit	:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		CBs15	CBs14	CBs13	CBs12	CBs11	CBs10	CBs9	CBs8	CBs7	CBs6	CBs5	CBs4	CBs3	CBs2	CBs1	CBs0
Initial value	:	*	*	*	*	*	*	*	*	*	*	*	*	*	*	*	*
R/W	:	W	W	W	W	W	W	W	W	W	W	W	W	W	W	W	W

H'D01C to H'D01D: Capstan Phase Offset COfp: Capstan Digital Filter

Bit	:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		COfp15	COfp14	COfp13	COfp12	COfp11	COfp10	COfp9	COfp8	COfp7	COfp6	COfp5	COfp4	COfp3	COfp2	COfp1	COfp0
Initial value	:	*	*	*	*	*	*	*	*	*	*	*	*	*	*	*	*
R/W	:	W	W	W	W	W	W	W	W	W	W	W	W	W	W	W	W

H'D01E to H'D01F: Capstan Speed Offset COfs: Capstan Digital Filter

Bit	:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		COfs15	COfs14	COfs13	COfs12	COfs11	COfs10	COfs9	COfs8	COfs7	COfs6	COfs5	COfs4	COfs3	COfs2	COfs1	COfs0
Initial value	:	*	*	*	*	*	*	*	*	*	*	*	*	*	*	*	*
R/W	:	W	W	W	W	W	W	W	W	W	W	W	W	W	W	W	W

H'D020 to H'D021: Drum System Speed Delay Initialization Register DZs: Digital filter

Bit	:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		DZs15	DZs14	DZs13	DZs12	DZs11	DZs10	DZs9	DZs8	DZs7	DZs6	DZs5	DZs4	DZs3	DZs2	DZs1	DZs0
Initial value	:	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0
R/W	:	—	—	—	—	W	W	W	W	W	W	W	W	W	W	W	W

H'D022 to H'D023: Drum System Phase Delay Initialization Register DZp: Digital filter

Bit	:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		DZp15	DZp14	DZp13	DZp12	DZp11	DZp10	DZp9	DZp8	DZp7	DZp6	DZp5	DZp4	DZp3	DZp2	DZp1	DZp0
Initial value	:	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0
R/W	:	—	—	—	—	W	W	W	W	W	W	W	W	W	W	W	W

H'D024 to H'D025: Capstan System Speed Delay Initialization Register CZs: Digital filter

Bit	:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		CZs15	CZs14	CZs13	CZs12	CZs11	CZs10	CZs9	CZs8	CZs7	CZs6	CZs5	CZs4	CZs3	CZs2	CZs1	CZs0
Initial value	:	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0
R/W	:	—	—	—	—	W	W	W	W	W	W	W	W	W	W	W	W

H'D026 to H'D027: Capstan System Phase Delay Initialization Register CZp: Digital filter

Bit	:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		CZp15	CZp14	CZp13	CZp12	CZp11	CZp10	CZp9	CZp8	CZp7	CZp6	CZp5	CZp4	CZp3	CZp2	CZp1	CZp0
Initial value	:	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0
R/W	:	—	—	—	—	W	W	W	W	W	W	W	W	W	W	W	W

H'D028: Drum System Digital Filter Control Register DFIC: Digital Filter

Bit :	7	6	5	4	3	2	1	0
	—	DROV	DPHA	DZPON	DZSON	DSG2	DSG1	DSG0
Initial value :	1	0	0	0	0	0	0	0
R/W :	—	R/(W)*1	R/(W)	R/W	R/W	R/W	R/W	R/W

Drum system gain control bit			
DSG2	DSG1	DSG0	Description
0	0	0	x 1 (Initial value)
		1	x 2
	1	0	x 4
		1	x 8
1	0	0	x 16
		1	(x 32)*2
	1	0	(x 64)*2
		1	Invalid (do not set)

Drum speed system Z ⁻¹ initialization bit	
0	Speed system Z ⁻¹ does not reflect DZs value. (Initial value)
1	Speed system Z ⁻¹ reflects DZs value.

Drum phase system Z ⁻¹ initialization bit	
0	Phase system Z ⁻¹ does not reflect DZp value. (Initial value)
1	Phase system Z ⁻¹ reflects DZp value

Drum phase system filter computation start bit	
0	Phase system filter computation is OFF. (Initial value) Phase system computation result Y is not added to Es.
1	Phase system filter computation is ON

Drum system range over flag	
0	Filter computation result does not exceed 12 bits. (Initial value)
1	Filter computation result exceeds 12 bits.

- Notes: 1. Only 0 can be written.
2. Optional

H'D029: Capstan System Digital Filter Control Register CFIC: Digital Filter

Bit :	7	6	5	4	3	2	1	0
	—	CROV	CPHA	CZPON	CZSON	CSG2	CSG1	CSG0
Initial value :	1	0	0	0	0	0	0	0
R/W :	—	R/(W)*1	R/(W)	R/W	R/W	R/W	R/W	R/W

Capstan system gain control bit

CSG2	CSG1	CSG0	Description
0	0	0	x 1 (Initial value)
		1	x 2
	1	0	x 4
		1	x 8
1	0	0	x 16
		1	(x 32)*2
	1	0	(x 64)*2
		1	Invalid (do not set)

Capstan speed system Z⁻¹ initialization bit

0	Speed system Z ⁻¹ does not reflect CZs value. (Initial value)
1	Speed system Z ⁻¹ reflects CZs value.

Capstan phase system Z⁻¹ initialization bit

0	Phase system Z ⁻¹ does not reflect CZs value. (Initial value)
1	Phase system Z ⁻¹ reflects CZs value.

Capstan phase system filter computation start bit

0	Phase system filter computation is OFF. (Initial value) Phase system computation result Y is not added to Es.
1	Phase system filter computation is ON.

Capstan system range over flag

0	Filter computation result does not exceed 12 bits. (Initial value)
1	Filter computation result exceeds 12 bits.

- Notes: 1. Only 0 can be written.
2. Optional.

H'D02A: Digital Filter Control Register DFUCR: Digital Filter

Bit :	7	6	5	4	3	2	1	0
	—	—	PTON	CP/DP	CFEPS	DFEPS	CFESS	DFESS
Initial value :	1	1	0	0	0	0	0	0
R/W :	—	—	R/W	R/W	R/W	R/W	R/W	R/W

Drum speed system error data transfer bit	
0	Transfer data by NCDFG signal latch. (Initial value)
1	Transfer data at the time of error data write.

Capstan speed system error data transfer bit	
0	Transfer data by DVCFG signal latch. (Initial value)
1	Transfer data at the time of error data write.

Drum phase system error data transfer bit	
0	Transfer data by HSW (NHSW) signal latch. (Initial value)
1	Transfer data at the time of error data write.

Capstan phase system error data transfer bit	
0	Transfer data by DVCFG2 signal latch. (Initial value)
1	Transfer data at the time of error data write.

PWM output select bit	
0	Output drum phase system computation result (CAPPWM) (Initial value)
1	Output capstan phase system computation result (DRMPWM)

Phase system computation result PWM output bit	
0	Output normal filter computation result to PWM pin. (Initial value)
1	Output only phase system computation result to PWM pin.

H'D030 to H'D031: Specified DFG Speed Preset Data Register**DFPR: Drum Speed Error Detector**

Bit	:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		DFPR15	DFPR14	DFPR13	DFPR12	DFPR11	DFPR10	DFPR9	DFPR8	DFPR7	DFPR6	DFPR5	DFPR4	DFPR3	DFPR2	DFPR1	DFPR0
Initial value	:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W	:	W	W	W	W	W	W	W	W	W	W	W	W	W	W	W	W

H'D032 to H'D033: DFG Speed Error Data Register**DFER: Drum Speed Error Detector**

Bit	:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		DFER15	DFER14	DFER13	DFER12	DFER11	DFER10	DFER9	DFER8	DFER7	DFER6	DFER5	DFER4	DFER3	DFER2	DFER1	DFER0
Initial value	:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W	:	*R/W	*R/W	*R/W	*R/W	*R/W	*R/W	*R/W	*R/W	*R/W	*R/W	*R/W	*R/W	*R/W	*R/W	*R/W	*R/W

Note: * Only the detected error data can be read.

H'D034 to H'D035: DFG Lock Upper Data Register**DFRUDR: Drum Speed Error Detector**


Bit	:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		DFRUDR15	DFRUDR14	DFRUDR13	DFRUDR12	DFRUDR11	DFRUDR10	DFRUDR9	DFRUDR8	DFRUDR7	DFRUDR6	DFRUDR5	DFRUDR4	DFRUDR3	DFRUDR2	DFRUDR1	DFRUDR0
Initial value	:	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
R/W	:	W	W	W	W	W	W	W	W	W	W	W	W	W	W	W	W

H'D036 to H'D037: DFG Lock Lower Data Register**DFRLDR: Drum Speed Error Detector**

Bit	:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		DFRLDR15	DFRLDR14	DFRLDR13	DFRLDR12	DFRLDR11	DFRLDR10	DFRLDR9	DFRLDR8	DFRLDR7	DFRLDR6	DFRLDR5	DFRLDR4	DFRLDR3	DFRLDR2	DFRLDR1	DFRLDR0
Initial value	:	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W	:	W	W	W	W	W	W	W	W	W	W	W	W	W	W	W	W


H'D038: Drum Speed Error Detection Control Register

DFVCR: Drum Speed Error Detector



H'D039: Drum Phase Error Detection Control Register

DPGCR: Drum Phase Error Detector



Note: * Only 0 can be written.

H'D03A to H'D03B: Specified Drum Phase Preset Data Register 2

DPPR2: Drum Phase Error Detector

Bit	:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		DPPR15	DPPR14	DPPR13	DPPR12	DPPR11	DPPR10	DPPR9	DPPR8	DPPR7	DPPR6	DPPR5	DPPR4	DPPR3	DPPR2	DPPR1	DPPR0
Initial value	:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W	:	W	W	W	W	W	W	W	W	W	W	W	W	W	W	W	W

H'D03C: Specified Drum Phase Preset Data Register 1

DPPR1: Drum Phase Error Detector

Bit	:	7	6	5	4	3	2	1	0
		—	—	—	—	DPPR19	DPPR18	DPPR17	DPPR16
Initial value	:	1	1	1	1	0	0	0	0
R/W	:	—	—	—	—	W	W	W	W

H'D03D: Drum Phase Error Data Register 1 DPER1: Drum Phase Error Detector

Bit	:	7	6	5	4	3	2	1	0
		—	—	—	—	DPER19	DPER18	DPER17	DPER16
Initial value	:	1	1	1	1	0	0	0	0
R/W	:	—	—	—	—	*R/W	*R/W	*R/W	*R/W

Note: * Only the detected error data can be read.

H'D03E to H'D03F: Drum Phase Error Data Register 2

DPER2: Drum Phase Error Detector

Bit	:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		DPER15	DPER14	DPER13	DPER12	DPER11	DPER10	DPER9	DPER8	DPER7	DPER6	DPER5	DPER4	DPER3	DPER2	DPER1	DPER0
Initial value	:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W	:	*R/W	*R/W	*R/W	*R/W	*R/W	*R/W	*R/W	*R/W	*R/W	*R/W	*R/W	*R/W	*R/W	*R/W	*R/W	*R/W

Note: * Only the detected error data can be read.

H'D050 to H'D051: Specified CFG Speed Preset Data Register

CFPR: Capstan Speed Error Detector

Bit	:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		CFPR15	CFPR14	CFPR13	CFPR12	CFPR11	CFPR10	CFPR9	CFPR8	CFPR7	CFPR6	CFPR5	CFPR4	CFPR3	CFPR2	CFPR1	CFPR0
Initial value	:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W	:	W	W	W	W	W	W	W	W	W	W	W	W	W	W	W	W

H'D052 to H'D053: CFG Speed Error Data Register

CFER: Capstan Speed Error Detector

Bit	:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		CFER15	CFER14	CFER13	CFER12	CFER11	CFER10	CFER9	CFER8	CFER7	CFER6	CFER5	CFER4	CFER3	CFER2	CFER1	CFER0
Initial value	:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W	:	*R/W	*R/W	*R/W	*R/W	*R/W	*R/W	*R/W	*R/W	*R/W	*R/W	*R/W	*R/W	*R/W	*R/W	*R/W	*R/W

Note: * Only the detected error data can be read.

H'D054 to H'D055: CFG Lock Upper Data Register

CFRUDR: Capstan Speed Error Detector

Bit	:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		CFRUDR15	CFRUDR14	CFRUDR13	CFRUDR12	CFRUDR11	CFRUDR10	CFRUDR9	CFRUDR8	CFRUDR7	CFRUDR6	CFRUDR5	CFRUDR4	CFRUDR3	CFRUDR2	CFRUDR1	CFRUDR0
Initial value	:	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
R/W	:	W	W	W	W	W	W	W	W	W	W	W	W	W	W	W	W

H'D056 to H'D057: CFG Lock Lower Data Register

CFRLDR: Capstan Speed Error Detector

Bit	:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		CFRLDR15	CFRLDR14	CFRLDR13	CFRLDR12	CFRLDR11	CFRLDR10	CFRLDR9	CFRLDR8	CFRLDR7	CFRLDR6	CFRLDR5	CFRLDR4	CFRLDR3	CFRLDR2	CFRLDR1	CFRLDR0
Initial value	:	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W	:	W	W	W	W	W	W	W	W	W	W	W	W	W	W	W	W

H'D058: Capstan Speed Error Detection Control Register

CFVCR: Capstan Speed Error Detector

Bit :	7	6	5	4	3	2	1	0
	CFCS1	CFCS0	CFOVF	CFRFON	CF-R/UNR	CPCNT	CFRCS1	CFRCS0
Initial value :	0	0	0	0	0	0	0	0
R/W :	R/W	R/W	R/(W) ¹	R/W	R	R/W	(R)/W ²	(R)/W ²

Capstan lock counter setting bit		
CFRCS1	CFRCS0	Description
0	0	Underflow by 1 lock detection (Initial value)
	1	Underflow by 2 lock detections
1	0	Underflow by 3 lock detections
	1	Underflow by 4 lock detections

Capstan phase system filter computation auto start bit	
0	Filter computation by capstan lock detection is not executed. (Initial value)
1	Filter computation of phase system is executed at the time of drum lock detection.

Capstan lock flag	
0	Capstan speed system is not locked. (Initial value)
1	Capstan speed system is locked.

Error data limit function select bit	
0	Limit function OFF (Initial value)
1	Limit function ON


Counter overflow flag	
0	Normal status (Initial value)
1	Counter overflows.

Clock source select bit		
CFCS1	CFCS0	Description
0	0	ϕ s (Initial value)
	1	ϕ s/2
1	0	ϕ s/4
	1	ϕ s/8

- Notes: 1. Only 0 can be written.
 2. When read, counter value is read.

H'D059: Capstan Phase Error Detection Control Register

CPGCR: Capstan Phase Error Detector



Note: * Only 0 can be written.

H'D05A to H'D05B: Specified Capstan Phase Preset Data Register 2

CPPR2: Capstan Phase Error Detector

Bit	:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		CPPR15	CPPR14	CPPR13	CPPR12	CPPR11	CPPR10	CPPR9	CPPR8	CPPR7	CPPR6	CPPR5	CPPR4	CPPR3	CPPR2	CPPR1	CPPR0
Initial value	:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W	:	W	W	W	W	W	W	W	W	W	W	W	W	W	W	W	W

H'D05C: Specified Capstan Phase Preset Data Register 1

CPPR1: Capstan Phase Error Detector

Bit	:	7	6	5	4	3	2	1	0
		—	—	—	—	CPPR19	CPPR18	CPPR17	CPPR16
Initial value	:	1	1	1	1	0	0	0	0
R/W	:	—	—	—	—	W	W	W	W

H'D05D: Capstan Phase Error Data Register 1 CPER1: Capstan Phase Error Detector

Bit	:	7	6	5	4	3	2	1	0
		—	—	—	—	CPER19	CPER18	CPER17	CPER16
Initial value	:	1	1	1	1	0	0	0	0
R/W	:	—	—	—	—	*R/W	*R/W	*R/W	*R/W

Note: * Only the detected error data can be read.


H'D05E to H'D05F: Capstan Phase Error Data Register 2

CPER2: Capstan Phase Error Detector

Bit	:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		CPER15	CPER14	CPER13	CPER12	CPER11	CPER10	CPER9	CPER8	CPER7	CPER6	CPER5	CPER4	CPER3	CPER2	CPER1	CPER0
Initial value	:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W	:	*R/W	*R/W	*R/W	*R/W	*R/W	*R/W	*R/W	*R/W	*R/W	*R/W	*R/W	*R/W	*R/W	*R/W	*R/W	*R/W


Note: * Only the detected error data can be read.

H'D060: HSW Mode Register 1 HSM1: HSW Timing Generator



Note: * Only 0 can be written.

H'D061: HSW Mode Register 2 HSM2: HSW Timing Generator



H'D062: HSW Loop Stage Setting Register HSLP: HSW Timing Generator

Bit	:	7	6	5	4	3	2	1	0
		LOB3	LOB2	LOB1	LOB0	LOA3	LOA2	LOA1	LOA0
Initial value	:	*	*	*	*	*	*	*	*
R/W	:	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

FIFO1 stage setting bit

HSM2	HSLP				Description
Bit 5	Bit 3	Bit 2	Bit 1	Bit 0	
LOP	LOA3	LOA2	LOA1	LOA0	
0	*	*	*	*	Single mode (Initial value)
1	0	0	0	0	Output stage 0 of FIFO1
				1	Output stage 0 and 1 of FIFO1
			1	0	Output stage 0 to 2 of FIFO1
				1	Output stage 0 to 3 of FIFO1
		1	0	0	Output stage 0 to 4 of FIFO1
				1	Output stage 0 to 5 of FIFO1
			1	0	Output stage 0 to 6 of FIFO1
				1	Output stage 0 to 7 of FIFO1
	1	0	0	0	Output stage 0 to 8 of FIFO1
				1	Output stage 0 to 9 of FIFO1
		1	1	0	Setting disabled
				1	
			0	0	
				1	
			1	0	
				1	



Note: * Don't care.

FIFO2 stage setting bit

HSM2	HSLP				Description
Bit 5	Bit 7	Bit 6	Bit 5	Bit 4	
LOP	LOB3	LOB2	LOB1	LOB0	
0	*	*	*	*	Single mode (Initial value)
1	0	0	0	0	Output stage 0 of FIFO2
				1	Output stage 0 and 1 of FIFO2
			1	0	Output stage 0 to 2 of FIFO2
				1	Output stage 0 to 3 of FIFO2
		1	0	0	Output stage 0 to 4 of FIFO2
				1	Output stage 0 to 5 of FIFO2
			1	0	Output stage 0 to 6 of FIFO2
				1	Output stage 0 to 7 of FIFO2
	1	0	0	0	Output stage 0 to 8 of FIFO2
				1	Output stage 0 to 9 of FIFO2
		1	1	0	Setting disabled
				1	
			0	0	
				1	
			1	0	
				1	

Note: * Don't care.

H'D064 to H'D065: FIFO Output Pattern Register 1 FPDRA: HSW Timing Generator



H'D066 to H'D067: FIFO Timing Pattern Register 1 FTPRA: HSW Timing Generator

Bit	:	15	14	13	12	11	10	9	8
		FTPRA15	FTPRA14	FTPRA13	FTPRA12	FTPRA11	FTPRA10	FTPRA9	FTPRA8
Initial value	:	*	*	*	*	*	*	*	*
R/W	:	W	W	W	W	W	W	W	W
Bit	:	7	6	5	4	3	2	1	0
		FTPRA7	FTPRA6	FTPRA5	FTPRA4	FTPRA3	FTPRA2	FTPRA1	FTPRA0
Initial value	:	*	*	*	*	*	*	*	*
R/W	:	W	W	W	W	W	W	W	W



Note: FTPRA and FTCTR are assigned to the same address.

H'D066 to H'D067: FIFO Timer Capture Register 1 FTCTR: HSW Timing Generator

Bit	:	15	14	13	12	11	10	9	8
		FTCTR15	FTCTR14	FTCTR13	FTCTR12	FTCTR11	FTCTR10	FTCTR9	FTCTR8
Initial value	:	0	0	0	0	0	0	0	0
R/W	:	R	R	R	R	R	R	R	R
Bit	:	7	6	5	4	3	2	1	0
		FTCTR7	FTCTR6	FTCTR5	FTCTR4	FTCTR3	FTCTR2	FTCTR1	FTCTR0
Initial value	:	0	0	0	0	0	0	0	0
R/W	:	R	R	R	R	R	R	R	R

Note: FTPRA and FTCTR are assigned to the same address.

H'D068 to H'D069: FIFO Output Pattern Register 2 FPDRB: HSW Timing Generator



H'D06A to H'D06B: FIFO Timing Pattern Register 2 FTPRB: HSW Timing Generator

Bit	:	15	14	13	12	11	10	9	8
		FTPRB15	FTPRB14	FTPRB13	FTPRB12	FTPRB11	FTPRB10	FTPRB9	FTPRB8
Initial value	:	*	*	*	*	*	*	*	*
R/W	:	W	W	W	W	W	W	W	W

Bit	:	15	14	13	12	11	10	9	8
		FTPRB15	FTPRB14	FTPRB13	FTPRB12	FTPRB11	FTPRB10	FTPRB9	FTPRB8
Initial value	:	*	*	*	*	*	*	*	*
R/W	:	W	W	W	W	W	W	W	W

H'D06C: DFG Reference Register 1 DFCRA: HSW Timing Generator

Bit	:	7	6	5	4	3	2	1	0
		ISEL2	CCLR	CKSL	DFCRA4	DFCRA3	DFCRA2	DFCRA1	DFCRA0
Initial value	:	0	0	0	*	*	*	*	*
R/W	:	W	W	W	W	W	W	W	W

FIFO1 output timing setting bits (DFCRA4 to DFCRA0)
These bits determine the start point of FIFO1 timing.

16-bit counter clock source select bit

0	ϕ S/4	(Initial value)
1	ϕ S/8	

DFG counter clear bit

0	Normal operation	(Initial value)
1	5-bit DFG counter is cleared	

Interrupt select bit

0	Interrupt request is generated by clear signal of 16-bit timer counter	(Initial value)
1	Interrupt request is generated by VD signal in PB mode	

Note: DFCRA and DFCTR are assigned to the same address.

H'D06C: DFG Reference Count Register DFCTR: HSW Timing Generator

Bit	:	7	6	5	4	3	2	1	0
		—	—	—	DFCTR4	DFCTR3	DFCTR2	DFCTR1	DFCTR0
Initial value	:	1	1	1	*	*	*	*	*
R/W	:	—	—	—	R	R	R	R	R

DFG pulse count bits (DFCTR4 to DFCTR0)
These bits count DFG pulses.

Note: DFCRA and DFCTR are assigned to the same address.

H'D06D: DFG Reference Register 2 DFCRB: HSW Timing Generator

Bit	:	7	6	5	4	3	2	1	0
		—	—	—	DFCRB4	DFCRB3	DFCRB2	DFCRB1	DFCRB0
Initial value	:	1	1	1	*	*	*	*	*
R/W	:	—	—	—	W	W	W	W	W

FIFO2 output timing setting bits (DFCRB4 to DFCRB0)
These bits determine the start point of FIFO2 timing.

H'D06E: Special Playback Control Register CHCR: 4-Head Special Playback Circuit

Bit :	7	6	5	4	3	2	1	0
	V/N	HSWPOL	CRH	HAH	SIG3	SIG2	SIG1	SIG0
Initial value :	0	0	0	0	0	0	0	0
R/W :	W	W	W	W	W	W	W	W

Signal control bits				Output pin	
SIG3	SIG2	SIG1	SIG0	C.Rotary	H.Amp SW
0	0	*	*	L	L (Initial value)
				HSW	L
				HSW	H
				L	HSW
1	0	0	*	H	HSW
				HSW EX-OR COMP	COMP
				HSW EX-NOR COMP	COMP
				HSW EX-OR RTP0	RTP0
1	1	0	1	HSW EX-NOR RTP0	RTP0

Note: * Don't care.

H.AmpSW synchronization control bit	
0	Synchronous (Initial value)
1	Asynchronous

C.Rotary synchronization control bit	
0	Synchronous (Initial value)
1	Asynchronous

COMP polarity select bit	
0	Positive (Initial value)
1	Negative

HSW output signal select bit	
0	VideoFF signal output (Initial value)
1	Narrow FF signal output

H'D06F: Additional V Control Register ADDVR: Additional V Signal Generator

Bit	:	7	6	5	4	3	2	1	0
		—	—	—	HMSK	HiZ	CUT	VPOM	POL
Initial value	:	1	1	1	0	0	0	0	0
R/W	:	—	—	—	R/W	R/W	R/W	R/W	R/W

Additional V output control bits

CUT	VPON	POL	Description
0	0	*	Low level (Initial value)
	1	0	Negative polarity
	1	1	Positive polarity
1	*	0	Immediate level (high-impedance when HiZ bit = 1)
		1	High level

Note: * Don't care.

High impedance bit

0	3-level output from Vpulse pin (Initial value)
1	Vpulse pin is set as 3-state (H/L/HiZ) pin

OSCH mask bit

0	OSCH added (Initial value)
1	OSCH not added

H'D070 to H'D071: X-Value Data Register

XDR: X-Value, TRK-Value Adjustment Circuit

Bit	:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		—	—	—	—	XD11	XD10	XD9	XD8	XD7	XD6	XD5	XD4	XD3	XD2	XD1	XD0
Initial value	:	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0
R/W	:	—	—	—	—	W	W	W	W	W	W	W	W	W	W	W	W


H'D072 to H'D073: TRK-Value Data Register

TRDR: X-Value, TRK-Value Adjustment Circuit


Bit	:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		—	—	—	—	TRD11	TRD10	TRD9	TRD8	TRD7	TRD6	TRD5	TRD4	TRD3	TRD2	TRD1	TRD0
Initial value	:	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0
R/W	:	—	—	—	—	W	W	W	W	W	W	W	W	W	W	W	W

H'D074: X-Value/TRK-Value Control Register

XTCR: X-Value, TRK-Value Adjustment Circuit



H'D078: Drum 12-Bit PWM Data Register DPWDR: Drum 12-Bit PWM



Initial value :

1

1

1

1

0

0

0

0

0

0

0

0

0

0

0

R/W

:

—

—

—

—

R/W

R/W

R/W

R/W

R/W

R/W

R/W

R/W

R/W

R/W

R/W

H'D07A: Drum 12-Bit PWM Control Register DPWCR: Drum 12-Bit PWM

Bit	:	7	6	5	4	3	2	1	0
		DPOL	DDC	DHiZ	DH/L	DSF/DF	DCK2	DCK1	DCK0
Initial value	:	0	1	0	0	0	0	1	0
R/W	:	W	W	W	W	W	W	W	W

Carrier frequency select bits

DCK2	DCK1	DCK0	Description
0	0	0	Carrier frequency is $\phi/2$
		1	Carrier frequency is $\phi/4$
	1	0	Carrier frequency is $\phi/8$ (Initial value)
		1	Carrier frequency is $\phi/16$
1	0	0	Carrier frequency is $\phi/32$
		1	Carrier frequency is $\phi/64$
	1	0	Carrier frequency is $\phi/128$
		1	(Do not set)

Output data select bit

0	Modulate error data from digital filter circuit (Initial value)
1	Modulate data written in data register

Note: When PWMs output data from the digital filter circuit, the data consisting of the speed and phase filtering results are modulated by PWMs and output from the DRMPWM pin.
However, it is possible to output only capstan phase filter result from DRMPWM pin, by DFUCR settings of the digital filter circuit.
See the section explaining the digital filter computation circuit.

Fixed output bit, PWM pin output bit

DDC	DHiZ	DH/L	Description
1	0	0	Low level output from PWM pin (Initial value)
		1	High level output form PWM pin
	1	*	High impedance from PWM pin
0	*	*	PWM modulated signal output

Note: * Don't care.

Polarity switchover bit

0	Positive polarity output (Initial value)
1	Negative polarity output

H'D07B: Capstan 12-Bit PWM Control Register CPWCR: Capstan 12-Bit PWM

Bit	:	7	6	5	4	3	2	1	0
		CPOL	CDC	CHiZ	CH/L	CSF/DF	CCK2	CCK1	CCK0
Initial value	:	0	1	0	0	0	0	1	0
R/W	:	W	W	W	W	W	W	W	W

Carrier frequency select bits

CCK2	CCK1	CCK0	Description
0	0	0	Carrier frequency is $\phi/2$
		1	Carrier frequency is $\phi/4$
	1	0	Carrier frequency is $\phi/8$ (Initial value)
		1	Carrier frequency is $\phi/16$
1	0	0	Carrier frequency is $\phi/32$
		1	Carrier frequency is $\phi/64$
	1	0	Carrier frequency is $\phi/128$
		1	(Do not set)

Output data select bit

0	Modulate error data from digital filter circuit (Initial value)
1	Modulate data written in data register

Note: When PWMs output data from the digital filter circuit, the data consisting of the speed and phase filtering results are modulated by PWMs and output from the CAPPWM pin.
However, it is possible to output only drum phase filter results from CAPPWM pin, by DFUCR settings of the digital filter circuit.
See the section explaining the digital filter computation circuit.

Fixed output bit, PWM pin output bit

CDC	CHiZ	CH/L	Description
1	0	0	Low level output from PWM pin (Initial value)
		1	High level output form PWM pin
	1	*	High impedance from PWM pin
0	*	*	PWM modulated signal output

Note: * Don't care.

Polarity switchover bit

0	Positive polarity (Initial value)
1	Negative polarity output

H'D07C: Capstan 12-Bit PWM Data Register CPWDR: Capstan 12-Bit PWM

Bit	:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		—	—	—	—	CPWDR11	CPWDR10	CPWDR9	CPWDR8	CPWDR7	CPWDR6	CPWDR5	CPWDR4	CPWDR3	CPWDR2	CPWDR1	CPWDR0
Initial value	:	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0
R/W	:	—	—	—	—	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

H'D080: CTL Control Register CTCR: CTL Circuit

Bit	:	7	6	5	4	3	2	1	0
		NT/PL	FSLC	FSLB	FSLA	CCS	LCTL	UNCTL	SLWM
Initial value	:	0	0	1	1	0	0	0	0
R/W	:	W	W	W	W	W	W	R	W

Mode select bit

0	Normal mode (Initial value)
1	Slow mode

CTL undetected bit

0	Detected (Initial value)
1	Undetected

Long CTL bit

0	Clock source (CCS) operates at the setting value (Initial value)
1	Clock source (CCS) operates for further 8-division after operating at the setting value

Clock source select bit

0	ϕ_s (Initial value)
1	$\phi_s/2$

Operating frequency select bits

FSLC	FSLB	FSLA	Description
0	0	0	Reserved (do not set)
		1	Reserved (do not set)
	1	0	fosc = 8 MHz
		1	fosc = 10 MHz (Initial value)
1	*	*	Reserved (do not set)

Note: * Don't care.

NTSC/PAL select bit

0	NTSC mode (frame rate: 30 Hz) (Initial value)
1	PAL mode (frame rate: 25 Hz)

H'D081: CTL Mode Register CTLM: CTL Circuit

Bit	:	7	6	5	4	3	2	1	0
		ASM	REC/ $\overline{\text{PB}}$	FW/RV	MD4	MD3	MD2	MD1	MD0
Initial value	:	0	0	0	0	0	0	0	0
R/W	:	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

CTL mode select bits*

Direction bit	
0	Forward (Initial value)
1	Reverse

Record /playback mode bits

ASM	REC/ $\overline{\text{PB}}$	Description
0	0	Playback mode (Initial value)
	1	Record mode
1	0	Assemble mode
	1	Invalid (do not set)

Note: * Refer to the description of the CTL mode register in section 26.13.5, Register Description.

H'D082 to H'D083: REC-CTL Duty Data Register 1 RCDR1: CTL Circuit

Bit :	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	—	—	—	—	CMT1B	CMT1A	CMT19	CMT18	CMT17	CMT16	CMT15	CMT14	CMT13	CMT12	CMT11	CMT10
Initial value :	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0
R/W :	—	—	—	—	W	W	W	W	W	W	W	W	W	W	W	W

H'D084 to H'D085: REC-CTL Duty Data Register 2 RCDR2: CTL Circuit

Bit :	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	—	—	—	—	CMT2B	CMT2A	CMT29	CMT28	CMT27	CMT26	CMT25	CMT24	CMT23	CMT22	CMT21	CMT20
Initial value :	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0
R/W :	—	—	—	—	W	W	W	W	W	W	W	W	W	W	W	W

H'D086 to H'D087: REC-CTL Duty Data Register 3 RCDR3: CTL Circuit

Bit :	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	—	—	—	—	CMT3B	CMT3A	CMT39	CMT38	CMT37	CMT36	CMT35	CMT34	CMT33	CMT32	CMT31	CMT30
Initial value :	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0
R/W :	—	—	—	—	W	W	W	W	W	W	W	W	W	W	W	W


H'D088 to H'D089: REC-CTL Duty Data Register 4 RCDR4: CTL Circuit

Bit :	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	—	—	—	—	CMT4B	CMT4A	CMT49	CMT48	CMT47	CMT46	CMT45	CMT44	CMT43	CMT42	CMT41	CMT40
Initial value :	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0
R/W :	—	—	—	—	W	W	W	W	W	W	W	W	W	W	W	W

H'D08A to H'D08B: REC-CTL Duty Data Register 5 RCDR5: CTL Circuit

Bit :	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	—	—	—	—	CMT5B	CMT5A	CMT59	CMT58	CMT57	CMT56	CMT55	CMT54	CMT53	CMT52	CMT51	CMT50
Initial value :	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0
R / W :	—	—	—	—	W	W	W	W	W	W	W	W	W	W	W	W

H'D08C: Duty I/O Register DI/O: CTL Circuit



- Notes: 1. Only 0 can be written.
2. Refer to the description of the duty I/O register in section 26.13.5, Register Description.

H'D08D: Bit Pattern Register BTPR: CTL Circuit

Bit	:	7	6	5	4	3	2	1	0
		LSP7	LSP6	LSP5	LSP4	LSP3	LSP2	LSP1	LSP0
Initial value :		1	1	1	1	1	1	1	1
R/W	:	R*/W	R*/W	R*/W	R*/W	R*/W	R*/W	R*/W	R*/W

Note: * Writes are disabled during bit pattern detection.

H'D090 to H'D091: Reference Frequency Register 1 RFD: Reference Signal Generator

Bit	:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		REF15	REF14	REF13	REF12	REF11	REF10	REF9	REF8	REF7	REF6	REF5	REF4	REF3	REF2	REF1	REF0
Initial value :		1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
R/W	:	W	W	W	W	W	W	W	W	W	W	W	W	W	W	W	W


H'D092 to H'D093: Reference Frequency Register 2 CRF: Reference Signal Generator

Bit	:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		CRF15	CRF14	CRF13	CRF12	CRF11	CRF10	CRF9	CRF8	CRF7	CRF6	CRF5	CRF4	CRF3	CRF2	CRF1	CRF0
Initial value :		1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
R/W	:	W	W	W	W	W	W	W	W	W	W	W	W	W	W	W	W


H'D094 to H'D095: REF30 Counter Register RFC: Reference Signal Generator

Bit	:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		RFC15	RFC14	RFC13	RFC12	RFC11	RFC10	RFC9	RFC8	RFC7	RFC6	RFC5	RFC4	RFC3	RFC2	RFC1	RFC0
Initial value :		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W	:	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

H'D096: Reference Frequency Mode Register RFM: Reference Signal Generator



H'D098: DVCTL Control Register CTVC: Frequency Divider



H'D099: CTL Frequency Division Register CTLR: Frequency Divider

Bit	:	7	6	5	4	3	2	1	0
		CTL7	CTL6	CTL5	CTL4	CTL3	CTL2	CTL1	CTL0
Initial value	:	0	0	0	0	0	0	0	0
R/W	:	W	W	W	W	W	W	W	W

H'D09A: DVCFG Control Register CDVC: Frequency Divider

Bit	7	6	5	4	3	2	1	0
	MCGin	—	CMK	CMN	DVTRG	CRF	CPS1	CPS0
Initial value	0	1	1	0	0	0	0	0
R/W	R/W*	—	R	W	W	W	W	W

CFG mask timer clock select bit		
CPS1	CPS0	Description
0	0	ϕ s/1024 (Initial value)
	1	ϕ s/512
1	0	ϕ s/256
	1	ϕ s/128

CFG frequency division edge select bit	
0	Execute frequency division operation at CFG rising edge (Initial value)
1	Execute frequency division operation at CFG rising

PB (ASM)-to-REC transition timing sync ON/OFF select bit	
0	PB (ASM)-to-REC transition timing sync ON (Initial value)
1	PB (ASM)-to-REC transition timing sync OFF

CFG mask select bit	
0	Capstan mask timing function ON (Initial value)
1	Capstan mask timing function OFF

CFG mask status bit	
0	Mask is released by capstan mask timer
1	Mask is set by capstan mask timer (Initial value)

Mask CFG flag	
0	CFG normal operation (Initial value)
1	DVCFG is detected while mask is set (race detection)

Note: * Only 0 can be written

H'D09B: CFG Frequency Division Register 1 CDIVR1: Frequency Divider

Bit	7	6	5	4	3	2	1	0
	—	CDV16	CDV15	CDV14	CDV13	CDV12	CDV11	CDV10
Initial value	1	0	0	0	0	0	0	0
R/W	—	W	W	W	W	W	W	W

H'D09C: CFG Frequency Division Register 2 CDIVR2: Frequency Divider

Bit	7	6	5	4	3	2	1	0
	—	CDV26	CDV25	CDV24	CDV23	CDV22	CDV21	CDV20
Initial value	1	0	0	0	0	0	0	0
R/W	—	W	W	W	W	W	W	W

H'D09D: DVCFG Mask Interval Register CTMR: Frequency Divider

Bit :	7	6	5	4	3	2	1	0
	—	—	CPM5	CPM4	CPM3	CPM2	CPM1	CPM0
Initial value :	1	1	1	1	1	1	1	1
R/W :	—	—	W	W	W	W	W	W

H'D09E: FG Control Register FGCR: Frequency Divider

Bit :	7	6	5	4	3	2	1	0
	—	—	—	—	—	—	—	DRF
Initial value :	1	1	1	1	1	1	1	0
R/W :	—	—	—	—	—	—	—	W

DFG edge select bit

0	NCDFG signal rising edge is selected (Initial value)
1	NCDFG signal falling edge is selected

H'D0A0: Servo Port Mode Register SPMR: Servo Port

Bit :	7	6	5	4	3	2	1	0
	CTLSTOP	—	CFGCOMP	—	—	—	—	—
Initial value :	0	1	0	1	1	1	1	1
R/W :	R/W	—	R/W	—	—	—	—	—

CFG input method switch bit


0	Zero cross type comparator method for CFG signal input (Initial value)
1	Digital signal input method for CFG signal input

CTLSTOP bit

0	CTL circuit operates (Initial value)
1	CTL circuit does not operate

H'D0A3: Servo Monitor Control Register SVMCR: Servo Port

Bit	:	7	6	5	4	3	2	1	0
		—	—	SVMCR5	SVMCR4	SVMCR3	SVMCR2	SVMCR1	SVMCR0
Initial value	:	1	1	0	0	0	0	0	0
R/W	:	—	—	R/W	R/W	R/W	R/W	R/W	R/W



SV1 pin servo monitor output control

SVMCR2	SVMCR1	SVMCR0	Description
0	0	0	REF30 signal is output from SV1 output pin (Initial value)
		1	CAPREF30 signal is output from SV1 output pin
	1	0	CREF signal is output from SV1 output pin
		1	CTLMONI signal is output from SV1 output pin
1	0	0	DVCFG signal is output from SV1 output pin
		1	CFG signal is output from SV1 output pin
	1	0	DFG signal is output from SV1 output pin
		1	DPG signal is output from SV1 output pin

SV2 pin servo monitor output control

SVMCR5	SVMCR4	SVMCR3	Description
0	0	0	REF30 signal is output from SV2 output pin (Initial value)
		1	CAPREF30 signal is output from SV2 output pin
	1	0	CREF signal is output from SV2 output pin
		1	CTLMONI signal is output from SV2 output pin
1	0	0	DVCFG signal is output from SV2 output pin
		1	CFG signal is output from SV2 output pin
	1	0	DFG signal is output from SV2 output pin
		1	DPG signal is output from SV2 output pin

H'D0A4: CTL Gain Control Register CTLGR: Servo Port

Bit	:	7	6	5	4	3	2	1	0
		—	—	CTLE/Ā	CTLFB	CTLGR3	CTLGR2	CTLGR1	CTLGR0
Initial value	:	1	1	0	0	0	0	0	0
R/W	:	—	—	R/W	R/W	R/W	R/W	R/W	R/W

CTL amp gain setting bit

CTLGR3	CTLGR2	CTLGR1	CTLGR0	CTL output gain
0	0	0	0	35.0 dB (Initial value)
			1	37.5 dB
		1	0	40.0 dB
			1	42.5 dB
	1	0	0	45.0 dB
			1	47.5 dB
		1	0	50.0 dB
			1	52.5 dB
1	0	0	0	55.0 dB
			1	57.5 dB
		1	0	60.0 dB
			1	62.5 dB
	1	0	0	65.0 dB
			1	67.5 dB
		1	0	70.0 dB
			1	72.5 dB

CTL amp feedback SW bit

0	CTLFB SW is OFF
1	CTLFB SW is ON

CTL select bit

0	AMP output
1	EXCTL

H'D0B0: Vertical Sync Signal Threshold Value Register VTR: Sync Detector (Servo)

Bit	:	7	6	5	4	3	2	1	0
		—	—	VTR5	VTR4	VTR3	VTR2	VTR1	VTR0
Initial value	:	1	1	0	0	0	0	0	0
R/W	:	—	—	W	W	W	W	W	W

H'D0B1: Horizontal Sync Signal Threshold Value Register HTR: Sync Detector (Servo)

Bit	:	7	6	5	4	3	2	1	0
		—	—	—	—	HTR3	HTR2	HTR1	HTR0
Initial value	:	1	1	1	1	0	0	0	0
R/W	:	—	—	—	—	W	W	W	W

H'D0B2: H Pulse Adjustment Start Time Setting Register HRTR: Sync Detector (Servo)

Bit :	7	6	5	4	3	2	1	0
	HRTR7	HRTR6	HRTR5	HRTR4	HRTR3	HRTR2	HRTR1	HRTR0
Initial value :	0	0	0	0	0	0	0	0
R/W :	W	W	W	W	W	W	W	W

H'D0B3: H Pulse Width Setting Register HPWR: Sync Detector (Servo)

Bit :	7	6	5	4	3	2	1	0
	—	—	—	—	HPWR3	HPWR2	HPWR1	HPWR0
Initial value :	1	1	1	1	0	0	0	0
R/W :	—	—	—	—	W	W	W	W


H'D0B4: Noise Detection Window Setting Register NWR: Sync Detector (Servo)

Bit :	7	6	5	4	3	2	1	0
	—	—	NWR5	NWR4	NWR3	NWR2	NWR1	NWR0
Initial value :	1	1	0	0	0	0	0	0
R/W :	—	—	W	W	W	W	W	W

H'D0B5: Noise Detection Register NDR: Sync Detector (Servo)


Bit :	7	6	5	4	3	2	1	0
	NDR7	NDR6	NDR5	NDR4	NDR3	NDR2	NDR1	NDR0
Initial value :	0	0	0	0	0	0	0	0
R/W :	W	W	W	W	W	W	W	W

H'D0B6: Sync Signal Control Register SYNCR: Sync Detector (Servo)



Note: * Only 0 can be written.

H'D0B8: Servo Interrupt Enable Register 1 SIENR1: Servo Interrupt



H'D0B9: Servo Interrupt Enable Register 2 SIENR2: Servo Interrupt

Bit	:	7	6	5	4	3	2	1	0
		—	—	—	—	—	—	IESNC	IECTL
Initial value	:	1	1	1	1	1	1	0	0
R/W	:	—	—	—	—	—	—	R/W	R/W

Vertical sync signal interrupt enable bit

0	Interrupt (vertical sync signal interrupt) request is disabled by IRRSNC (Initial value)
1	Interrupt (vertical sync signal interrupt) request is enabled by IRRSNC

CTL interrupt enable bit

0	Interrupt request is disabled by IRRCTL (Initial value)
1	Interrupt request is enabled by IRRCTL

H'D0BA: Servo Interrupt Request Register 1 SIRQR1: Servo Interrupt

Bit	:	7	6	5	4	3	2	1	0
		IRRDRM3	IRRDRM2	IRRDRM1	IRRCAP3	IRRCAP2	IRRCAP1	IRRHWSW2	IRRHWSW1
Initial value	:	0	0	0	0	0	0	0	0
R/W	:	R/(W)*	R/(W)*	R/(W)*	R/(W)*	R/(W)*	R/(W)*	R/(W)*	R/(W)*

HSW timing generator (OVW, match, STRIG) interrupt request bit	
0	HSW timing generator (OVM, match, STRIG) interrupt request is not generated (Initial value)
1	HSW timing generator (OVM, match, STRIG) interrupt request is generated

HSW timing generator (counter clear, capture) interrupt request bit	
0	HSW timing generator (counter clear, capture) interrupt request is not generated (Initial value)
0	HSW timing generator (counter clear, capture) interrupt request is generated

Capstan speed error detector (OVF, latch) interrupt request bit	
0	Capstan speed error detector (OVF, latch) interrupt request is not generated (Initial value)
1	Capstan speed error detector (OVF, latch) interrupt request is generated

Capstan speed error detector (lock detection) interrupt request bit	
0	Capstan speed error detector (lock detection) interrupt request is not generated (Initial value)
1	Capstan speed error detector (lock detection) interrupt request is generated

Capstan phase error detector interrupt request bit	
0	Capstan phase error detector interrupt request is not generated (Initial value)
1	Capstan phase error detector interrupt request is generated

Drum speed error detector (OVF, latch) interrupt request bit	
0	Drum speed error detector (OVF, latch) interrupt request is not generated (Initial value)
1	Drum speed error detector (OVF, latch) interrupt request is generated

Drum speed error detector (lock detection) interrupt request bit	
0	Drum speed error detector (lock detection) interrupt request is not generated (Initial value)
1	Drum speed error detector (lock detection) interrupt request is generated

Drum phase error detector interrupt request bit	
0	Drum phase error detector interrupt request is not generated (Initial value)
1	Drum phase error detector interrupt request is generated

Note: * Only 0 can be written to clear the flag.

H'D0BB: Servo Interrupt Request Register 2 SIRQR2: Servo Interrupt

Bit	:	7	6	5	4	3	2	1	0
		—	—	—	—	—	—	IRRSNC	IRRCTL
Initial value	:	1	1	1	1	1	1	0	0
R/W	:	—	—	—	—	—	—	R/(W)*	R/(W)*

CTL interrupt request bit


0	CTL interrupt request is not generated (Initial value)
1	CTL interrupt request is generated

Vertical sync signal interrupt request bit

0	Sync signal detector (VD, noise) interrupt request is not generated (Initial value)
1	Sync signal detector (VD, noise) interrupt request is generated

Note: * Only 0 can be written to clear the flag.

H'D0E5: DDC Switch Register DDCSWR: I²C Bus Interface



Notes: 1. Only 0 can be written to clear the flag.
2. Always read as 1.

H'D0E8: I²C Bus Control Register ICCR0: I²C Bus Interface

Bit :	7	6	5	4	3	2	1	0
	ICE	IEIC	MST	TRS	ACKC	BBSY	IRIC	SCP
Initial value :	0	0	0	0	0	0	0	1
R/W :	R/W	R/W	R/W	R/W	R/W	R/W	R/(W)*	W

Start condition/stop condition prohibit	
0	Writing 0 issues a start or stop condition, in combination with the BBSY flag
1	Reading always returns a value of 1 (Initial value) Writing is ignored

I ² C bus interface interrupt request flag	
0	Waiting for transfer, or transfer in progress (Initial value) [Clearing conditions] (1) When 0 is written in IRIC after reading IRIC = 1
1	Interrupt requested [Setting conditions] - I²C bus format master mode - When a start condition is detected in the bus line state after a start condition is issued (when the TDRE flag is set to 1 because of first frame transmission) - When a wait is inserted between the data and acknowledge bit when WAIT = 1 - At the end of data transfer (when the TDRE or RDRF flag is set to 1) - When a slave address is received after bus arbitration is lost (when the AL flag is set to 1) - When 1 is received as the acknowledge bit when the ACKC bit is 1 (when the ACKB bit is set to 1) - I²C bus format slave mode - When the slave address (SVA, SVAX) matches (when the AAS and AASX flags are set to 1) and at the end of data transfer up to the subsequent retransmission start condition or stop condition detection (when the TDRE or RDRF flag is set to 1) - When the general call address is detected (when the ADZ flag is set to 1) and at the end of data transfer up to the subsequent retransmission start condition or stop condition detection (when the TDRE or RDRF flag is set to 1) - When 1 is received as the acknowledge bit when the ACKC bit is 1 (when the ACKB bit is set to 1) - When a stop condition is detected (when the STOP or ESTP flag is set to 1) - Synchronous serial format - At the end of data transfer (when the TDRE or RDRF flag is set to 1) - When a start condition is detected with serial format selected - When a condition, other than the above, that sets the TDRE or RDRF flag to 1 is detected

Bus busy	
0	Bus is free (Initial value) [Clearing conditions] When a stop condition is detected
1	Bus is busy [Setting conditions] When a start condition is detected

Acknowledge bit judgment selection	
0	The value of the acknowledge bit is ignored, and continuous transfer is performed (Initial value)
1	If the acknowledge bit is 1, continuous transfer is interrupted

Master/slave select		
Transmit/receive select		
MST	TRS	Description
0	0	Slave receive mode (Initial value)
	1	Slave transmit mode
1	0	Master receive mode
	1	Master transmit mode

I ² C bus interface interrupt enable	
0	Interrupt request is disabled (Initial value)
1	Interrupt request is enabled

I ² C bus interface enable	
0	I ² C bus interface module disabled, with SCL and SDA signal pins set to port function. SAR and SARX can be accessed. (Initial value)
1	I ² C bus interface module enabled for transfer operation (pins SCL and SDA are driving the bus). ICMR and ICDR can be accessed.

Note: * Only 0 can be written to clear the flag.

H'D0E9: I²C Bus Status Register ICSR0: I²C Bus Interface

Bit	:	7	6	5	4	3	2	1	0
	:	ESTP	STOP	IRTR	AASX	AL	AAS	ADZ	ACKB
Initial value	:	0	0	0	0	0	0	0	0
R/W	:	R/(W)*	R/(W)*	R/(W)*	R/(W)*	R/(W)*	R/(W)*	R/(W)*	R/W

Acknowledge bit

0	Receive mode: 0 is output at acknowledge output timing Transmit mode: Indicates that the receiving device has acknowledged the data (signal is 0)	(Initial value)
1	Receive mode: 1 is output at acknowledge output timing Transmit mode: Indicates that the receiving device has not acknowledged the data (signal is 1)	

General call address recognition flag

0	General call address not recognized [Clearing conditions] (1) When ICDR data is written (transmit mode) or read (receive mode) (2) When 0 is written in ADZ after reading ADZ = 1 (3) In master mode	(Initial value)
1	General call address recognized [Setting conditions] – When the general call address is detected when FSX = 0 or FS = 0 in slave receive mode	

Slave address recognition flag

0	Slave address or general call address not recognized [Clearing conditions] (1) When ICDR data is written (transmit mode) or read (receive mode) (2) When 0 is written in AAS after reading AAS = 1 (3) In master mode	(Initial value)
1	Slave address or general call address recognized [Setting conditions] – When the slave address or general call address is detected when FS = 0 in slave receive mode	

Arbitration lost flag

0	Bus arbitration won [Clearing conditions] (1) When ICDR data is written (transmit mode) or read (receive mode) (2) When 0 is written in AL after reading AL = 1	(Initial value)
1	Arbitration lost [Setting conditions] (1) If the internal SDA and SDA pin disagree at the rise of SCL in master transmit mode (2) If the internal SCL line is high at the fall of SCL in master transmit mode	

Second slave address recognition flag

0	Second slave address not recognized [Clearing conditions] (1) When 0 is written in AASX after reading AASX = 1 (2) When a start condition is detected (3) In master mode	(Initial value)
1	Second slave address recognized [Setting conditions] – When the second slave address is detected in slave receive mode	

I²C bus interface continuous transmission/reception interrupt request flag

0	Waiting for transfer, or transfer in progress [Clearing conditions] (1) When 0 is written in IRTR after reading IRTR = 1 (2) When the IRIC flag is cleared to 0	(Initial value)
1	Continuous transfer state [Setting conditions] • In I ² C bus interface slave mode – When the TDRE or RDRF flag is set to 1 when AASX = 1 • In other mode – When the TDRE or RDRF flag is set to 1	

Normal stop condition detection flag

0	No normal stop condition [Clearing conditions] (1) When 0 is written in STOP after reading STOP = 1 (2) When the IRIC flag is cleared to 0	(Initial value)
1	* In I ² C bus format slave mode Normal stop condition detected [Setting conditions] – When a stop condition is detected after completion of frame transfer • In other mode No meaning	

Error stop condition detection flag

0	No error stop condition [Clearing conditions] (1) When 0 is written in ESTP after reading ESTP = 1 (2) When the IRIC flag is cleared to 0	(Initial value)
1	* In I ² C bus format slave mode Error stop condition detected [Setting conditions] – When a stop condition is detected during frame transfer • In other mode No meaning	

Note: * Only 0 can be written to clear the flag.

H'D0EE: I²C Bus Data Register ICDR0: I²C Bus Interface

Bit	:	7	6	5	4	3	2	1	0
		ICDR7	ICDR6	ICDR5	ICDR4	ICDR3	ICDR2	ICDR1	ICDR0
Initial value	:	—	—	—	—	—	—	—	—
R/W	:	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Note: Refer to section 23.2.1, I²C Bus Data Register (ICDR).

H'D0EE: Second Slave Address Register SARX0: I²C Bus Interface

Bit	:	7	6	5	4	3	2	1	0
		SVAX6	SVAX5	SVAX4	SVAX3	SVAX2	SVAX1	SVAX0	FSX
Initial value	:	0	0	0	0	0	0	0	1
R/W	:	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Format select
Used combined FS bit in SAR.

Note: Refer to section 23.2.3, Second Slave Address Register (SARX), and section 23.2.2, Slave Address Register (SAR).

H'D0EF: I²C Bus Mode Register ICMR0: I²C Bus Interface

Bit	:	7	6	5	4	3	2	1	0
		MLS	WAIT	CKS2	CKS1	CKS0	BC2	BC1	BC0
Initial value	:	0	0	0	0	0	0	0	0
R/W	:	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit counter			Bit/frame	
BC2	BC1	BC0	Clock sync serial format	I²C bus format
0	0	0	8	9 (Initial value)
		1	1	2
	1	0	2	3
		1	3	4
0	0	0	4	5
		1	5	6
	1	0	6	7
		1	7	8

Transfer clock select bits

IICX*	CKS2	CKS1	CKS0	Clock	Transfer rate	
					ϕ =8 MHz	ϕ =10 MHz
0	0	0	0	ϕ /28	286 kHz	357 kHz
			1	ϕ /40	200 kHz	250 kHz
		1	0	ϕ /48	167 kHz	208 kHz
			1	ϕ /64	125 kHz	156 kHz
	1	0	0	ϕ /80	100 kHz	125 kHz
			1	ϕ /100	80.0 kHz	100 kHz
		1	0	ϕ /112	71.4 kHz	89.3 kHz
			1	ϕ /128	62.5 kHz	78.1 kHz
1	0	0	0	ϕ /56	143 kHz	179 kHz
			1	ϕ /80	100 kHz	125 kHz
		1	0	ϕ /96	83.3 kHz	104 kHz
			1	ϕ /128	62.5 kHz	78.1 kHz
	1	0	0	ϕ /160	50.0 kHz	62.5 kHz
			1	ϕ /200	40.0 kHz	50.0 kHz
		1	0	ϕ /224	35.7 kHz	44.6 kHz
			1	ϕ /256	31.3 kHz	39.1 kHz

Wait insertion bit

0	Data and acknowledge bits transferred consecutively (Initial value)
1	Wait inserted between data and acknowledge bits

MSB-first/LSB-first select

0	MSB-first (Initial value)
1	LSB-first

Note: * See bit 6 in the serial timer control register (STCR)

H'D0EF: Slave Address Register SAR0: I²C Bus Interface

Bit	:	7	6	5	4	3	2	1	0
		SVA6	SVA5	SVA4	SVA3	SVA2	SVA1	SVA0	FS
Initial value	:	0	0	0	0	0	0	0	0
R/W	:	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Format select bit

DDCSWR Bit 6	SAR Bit 0	SARX Bit 0	Format select
SW	FS	FX	
0	0	0	I ² C bus format • SAR and SARX slave addresses recognized
		1	I ² C bus format (Initial value) • SAR slave address recognized • SARX slave address ignored
	1	0	I ² C bus format • SAR slave address ignored • SARX slave address recognized
		1	I ² C bus format • SAR and SARX slave addresses ignored
1	0	0	Formatless transfer (start and stop conditions are not detected) • With acknowledge bit
		1	Formatless transfer* (start and stop conditions are not detected) • Without acknowledge bit
	0	0	Formatless transfer* (start and stop conditions are not detected) • Without acknowledge bit
		1	Formatless transfer* (start and stop conditions are not detected) • Without acknowledge bit

Note: * Do not use this setting when automatically switching the made from formatless transfer to I²C bus format by setting DDCSWR.

H'D100: Timer Interrupt Enable Register TIER: Timer X1

Bit	7	6	5	4	3	2	1	0
	ICIAE	ICIBE	ICICE	ICIDE	OCIAE	OCIBE	OVIE	ICSA
Initial value	0	0	0	0	0	0	0	0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Input capture input select A bit	
0	FTIA pin input is selected for input capture A input (Initial value)
1	HSW is selected for input capture A input

Timeout overflow interrupt enable bit	
0	Interrupt request (FOVI) is disabled (Initial value)
1	Interrupt request (FOVI) is enabled

Output compare interrupt B enable bit	
0	OCFB interrupt request (OCIB) is disabled (Initial value)
1	OCFB interrupt request (OCIB) is enabled

Output compare interrupt A enable bit	
0	OCFA interrupt request (OCIA) is disabled (Initial value)
1	OCFA interrupt request (OCIA) is enabled


Input capture D interrupt enable bit	
0	ICFD interrupt request (ICID) is disabled (Initial value)
1	ICFD interrupt request (ICID) is enabled

Input capture C interrupt enable bit	
0	ICFC interrupt request (ICIC) is disabled (Initial value)
1	ICFC interrupt request (ICIC) is enabled

Input capture B interrupt enable bit	
0	ICFB interrupt request (ICIB) is disabled (Initial value)
1	ICFB interrupt request (ICIB) is enabled

Input capture A interrupt enable bit	
0	ICFA interrupt request (ICIA) is disabled (Initial value)
1	ICFA interrupt request (ICIA) is enabled


H'D101: Timer Control/Status Register X TCSR: Timer X1



Note: * Only 0 can be written to bits 7 to 1 to clear the flags.


H'D102: Free Running Counter H FRCH: Timer X1

H'D103: Free Running Counter L FRCL: Timer X1



H'D104: Output Compare Register AH, BH OCRAH, OCRBH: Timer X1

H'D105: Output Compare Register AL, BL OCRAL, OCRBL: Timer X1



H'D106: Timer Control Register X TCRX: Timer X1

Bit	:	7	6	5	4	3	2	1	0
		IEDGA	IEDGB	IEDGC	IEDGD	BUFEA	BUFEB	CKS1	CKS0
Initial value	:	0	0	0	0	0	0	0	0
R/W	:	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Clock select bit

CKS1	CKS0	Clock select
0	0	Internal clock: count at $\phi/4$ (Initial value)
0	1	Internal clock: count at $\phi/16$
1	0	Internal clock: count at $\phi/64$
1	1	DVCFG: Edge detection pulse selected by CFG frequency division timer

Buffer enable B

	ICRC is not used as buffer register for ICRB (Initial value)
0	
1	ICRC is used as buffer register for ICRB

Buffer enable A

	ICRC is not used as buffer register for ICRA (Initial value)
0	
1	ICRC is used as buffer register for ICRA

Input capture edge select D

	Capture at falling edge of input capture input D (Initial value)
0	
1	Capture at rising edge of input capture input D

Input capture edge select C

	Capture at falling edge of input capture input C (Initial value)
0	
1	Capture at rising edge of input capture input C

Input capture edge select B

	Capture at falling edge of input capture input B (Initial value)
0	
1	Capture at rising edge of input capture input B


Input capture edge select A

	Capture at falling edge of input capture input A (Initial value)
0	
1	Capture at rising edge of input capture input A

H'D107: Timer Output Compare Control Register TOCR: Timer X1

Bit	:	7	6	5	4	3	2	1	0
		ICSB	ICSC	ICSD	OSRS	OEA	OEB	OLVLA	OLVLB
Initial value :		0	0	0	0	0	0	0	0
R/W	:	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
									Output level B
									0 Low level (Initial value)
									1 High level
									Output level A
									0 Low level (Initial value)
									1 High level
									Output enable B
									0 Output compare B output is disabled (Initial value)
									1 Output compare B output is enabled
									Output enable A
									0 Output compare A output is disabled (Initial value)
									1 Output compare A output is enabled
									Output compare register select
									0 OCRA register is selected (Initial value)
									1 OCRB register is selected
									Input capture input select D
									0 FTID pin is selected for input capture D input (Initial value)
									1 NHSW is selected for input capture D input
									Input capture input select C
									0 FTIC pin is selected for input capture C input (Initial value)
									1 DVCTL is selected for input capture C input
									Input capture input select B
									0 FTIB pin is selected for input capture B input (Initial value)
									1 VD is selected for input capture B input

- H'D108: Input Capture Register AH ICRAH: Timer X1**
- H'D109: Input Capture Register AL ICRAL: Timer X1**
- H'D10A: Input Capture Register BH ICRBH: Timer X1**
- H'D10B: Input Capture Register BL ICRBL: Timer X1**
- H'D10C: Input Capture Register CH ICRCH: Timer X1**
- H'D10D: Input Capture Register CL ICRCL: Timer X1**
- H'D10E: Input Capture Register DH ICRDH: Timer X1**
- H'D10F: Input Capture Register DL ICRDL: Timer X1**



H'D110: Timer Mode Register B TMB: Timer B

Bit :

7	6	5	4	3	2	1	0
TMB17	TMBIF	TMBIE	—	—	TMB12	TMB11	TMB10

Initial value :

0	0	0	1	1	0	0	0

R/W :

R/W	R/(W)*	R/W	—	—	R/W	R/W	R/W

Clock select bit

TMB12	TMB11	TMB10	Clock select
0	0	0	Internal clock: Count at $\phi/16384$ (Initial value)
0	0	1	Internal clock: Count at $\phi/4096$
0	1	0	Internal clock: Count at $\phi/1024$
0	1	1	Internal clock: Count at $\phi/512$
1	0	0	Internal clock: Count at $\phi/128$
1	0	1	Internal clock: Count at $\phi/32$
1	1	0	Internal clock: Count at $\phi/8$
1	1	1	Count at rising/falling edge of external event (TMBI)*

Note: * External event edge selection is set at PMRA6 in port mode register A (PMRA).
See section 12.2.4, Port Register A (PMRA).

Timer B interrupt enable bit

0	Timer B interrupt request is disabled (Initial value)
1	Timer B interrupt request is enabled

Timer B interrupt request flag

0	[Clearing conditions] (Initial value) When 0 is written after reading 1
1	[Setting conditions] When TCB overflows

Auto reload function select bit

0	Interval function is selected (Initial value)
1	Auto reload function is selected

Note: * Only 0 can be written to clear the flag.

H'D111: Timer Counter B TCB: Timer B

Bit :

7	6	5	4	3	2	1	0
TCB17	TCB16	TCB15	TCB14	TCB13	TCB12	TCB11	TCB10

Initial value :

0	0	0	0	0	0	0	0

R/W :

R	R	R	R	R	R	R	R

H'D111: Timer Load RegisterB TLB: TimerB

Bit :	7	6	5	4	3	2	1	0
	TMRC27	TMRC26	TMRC25	TMRC24	TMRC23	TMRC22	TMRC21	TMRC20
Initial value :	1	1	1	1	1	1	1	1
R/W :	R	R	R	R	R	R	R	R

H'D112: Timer L Mode Register LMR: Timer L

Bit :	7	6	5	4	3	2	1	0
	LMIF	LMIE	—	—	LMR3	LMR2	LMR1	LMR0
Initial value :	0	0	1	1	0	0	0	0
R/W :	R/(W)*	R/W	—	—	R/W	R/W	R/W	R/W

Clock select bit

LMR2	LMR1	LMR0	Clock select
0	0	0	Count at rising edge of PB and REC-CTL (Initial value)
		1	Count at falling edge of PB and REC-CTL
	1	*	Count DVCFG2
1	0	*	Internal clock: Count at $\phi/128$
	1	*	Internal clock: Count at $\phi/64$

Note: * Don't care.

Up/down count control

0	Up count control (Initial value)
1	Down count control

Timer L interrupt enable bit

0	Timer L interrupt request is disabled (Initial value)
1	Timer L interrupt request is enabled

Timer L interrupt request flag

0	[Clearing conditions] When 0 is written after reading 1 (Initial value)
1	[Setting conditions] When LTC overflow, underflow or compare match clear occurs

Note: * Only 0 can be written to clear the flag.


H'D113: Linear Time Counter LTC: Timer L

Bit :	7	6	5	4	3	2	1	0
	LTC7	LTC6	LTC5	LTC4	LTC3	LTC2	LTC1	LTC0
Initial value :	0	0	0	0	0	0	0	0
R/W :	R	R	R	R	R	R	R	R

H'D113: Reload/Compare Match Register RCR: Timer L

Bit :	7	6	5	4	3	2	1	0
	RCR7	RCR6	RCR5	RCR4	RCR3	RCR2	RCR1	RCR0
Initial value :	0	0	0	0	0	0	0	0
R/W :	W	W	W	W	W	W	W	W

H'D118: Timer R Mode Register 1 TMRM1: Timer R



H'D119: Timer R Mode Register 2 TMRM2:Timer R

Bit	7	6	5	4	3	2	1	0
	LAT	PS11	PS10	PS31	PS30	CP/SLM	CAPF	SLW
Initial value :	0	0	0	0	0	0	0	0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/(W)*	R/(W)*

Slow tracking mono-multi flag

0	[Clearing conditions] When 0 is written after reading 1	(Initial value)
1	[Setting conditions] When slow tracking mono-multi ends while CP/SLM bit = 1	

Capture signal flag

0	[Clearing conditions] When 0 is written after reading 1	(Initial value)
1	[Setting conditions] When TMRU-2 capture signal is generated while CP/SLM bit = 0	

Interrupt select bit

0	Interrupt request by TMRU-2 capture signal is enabled	(Initial value)
1	Interrupt request by slow tracking mono-multi end is enabled	

TMRU-3 clock source select bits

PS31	PS30	Description
0	0	Count at rising edge of DVCTL from frequency divider (Initial value)
	1	PSS, count at $\phi/4096$
1	0	PSS, count at $\phi/2048$
	1	PSS, count at $\phi/1024$

TMRU-1 clock source select bits

PS11	PS10	Description
0	0	Count at CFG rising edge (Initial value)
	1	PSS, count at $\phi/4$
1	0	PSS, count at $\phi/256$
	1	PSS, count at $\phi/512$

TMRU-2 capture signal select bits

LAT	CPS	Description
0	*	Capture at TMRU-3 underflow (Initial value)
1	0	Capture at CFG rising edge
	1	Capture at IRQ3 edge

Note: * Don't care.

Note: * The CAPF bit and the SLW bit, respectively, works to latch the interrupt causes and writing 0 only is valid. Consequently, when these bits are being set to 1, respective interrupt requests will not be issued. Therefore, it is necessary to check these bits during the course of the interrupt processing routine to have them cleared.

Also priority is given to the set and, when an interrupt cause occur while the a clearing command (BCLR, MOV, etc.) is being executed, the CAPF bit and the SLW bit will not be cleared respectively and it thus becomes necessary to pay attention to the clearing timing.

H'D11A: Timer R Capture Register 1 TMRC1: Time R

Bit :	7	6	5	4	3	2	1	0
	TMRC17	TMRC16	TMRC15	TMRC14	TMRC13	TMRC12	TMRC11	TMRC10
Initial value :	1	1	1	1	1	1	1	1
R/W :	R	R	R	R	R	R	R	R

H'D11B: Timer R Capture Register 2 TMRC2: Time R

Bit :	7	6	5	4	3	2	1	0
	TMRC27	TMRC26	TMRC25	TMRC24	TMRC23	TMRC22	TMRC21	TMRC20
Initial value :	1	1	1	1	1	1	1	1
R/W :	R	R	R	R	R	R	R	R

H'D11C: Timer R Load Register 1 TMRL1: Timer R

Bit :	7	6	5	4	3	2	1	0
	TMR17	TMR16	TMR15	TMR14	TMR13	TMR12	TMR11	TMR10
Initial value :	1	1	1	1	1	1	1	1
R/W :	W	W	W	W	W	W	W	W

H'D11D: Timer R Load Register 2 TMRL2: Timer R

Bit :	7	6	5	4	3	2	1	0
	TMR27	TMR26	TMR25	TMR24	TMR23	TMR22	TMR21	TMR20
Initial value :	1	1	1	1	1	1	1	1
R/W :	W	W	W	W	W	W	W	W

H'D11E: Timer R Load Register 3 TMRL3: Timer R

Bit :	7	6	5	4	3	2	1	0
	TMR37	TMR36	TMR35	TMR34	TMR33	TMR32	TMR31	TMR30
Initial value :	1	1	1	1	1	1	1	1
R/W :	W	W	W	W	W	W	W	W

H'D11F: Timer R Control/Status Register TMRCS: Timer R

Bit	:	7	6	5	4	3	2	1	0
		TMRI3E	TMRI2E	TMRI1E	TMRI3	TMRI2	TMRI1	—	—
Initial value	:	0	0	0	0	0	0	1	1
R/W	:	R/W	R/W	R/W	R/(W)*	R/(W)*	R/(W)*	—	—

TMRI1 interrupt request flag

0	[Clearing conditions] When 0 is written after reading 1	(Initial value)
1	[Setting conditions] When TMRU-1 underflows	

TMRI2 interrupt request flag

0	[Clearing conditions] When 0 is written after reading 1	(Initial value)
1	[Setting conditions] When TMRU-2 underflows or when capstan motor acceleration/deceleration operation ends	

TMRI3 interrupt request flag

0	[Clearing conditions] When 0 is written after reading 1	(Initial value)
1	[Setting conditions] When interrupt source selected at CP/SLM bit in TMRM2 is generated	

TMRI1 interrupt enable bit

0	TMRI1 interrupt request is disabled	(Initial value)
1	TMRI1 interrupt request is enabled	

TMRI2 interrupt enable bit

0	TMRI2 interrupt request is disabled	(Initial value)
1	TMRI2 interrupt request is enabled	

TMRI3 interrupt enable bit

0	TMRI3 interrupt request is disabled	(Initial value)
1	TMRI3 interrupt request is enabled	

Note: * Only 0 can be written to clear the flag.

H'D120: PWM Data Register L PWDL: 14-Bit PWM

Bit :	7	6	5	4	3	2	1	0
	PWDL7	PWDL6	PWDL5	PWDL4	PWDL3	PWDL2	PWDL1	PWDL0
Initial value :	0	0	0	0	0	0	0	0
R/W :	W	W	W	W	W	W	W	W

H'D121: PWM Data Register U PWDRU: 14-Bit PWM

Bit :	7	6	5	4	3	2	1	0
	—	—	PWDRU5	PWDRU4	PWDRU3	PWDRU2	PWDRU1	PWDRU0
Initial value :	1	1	0	0	0	0	0	0
R/W :	—	—	W	W	W	W	W	W

H'D122: PWM Control Register PWCR: 14-Bit PWM

Bit :	7	6	5	4	3	2	1	0
	—	—	—	—	—	—	—	PWCR0
Initial value :	1	1	1	1	1	1	1	0
R/W :	—	—	—	—	—	—	—	R/W

Clock select bit

0	Input clock is $\phi/2$ ($t\phi = 2/\phi$) Generate PWM waveform with conversion frequency of $16384/\phi$ and minimum pulse width of $1/\phi$	(Initial value)
1	Input clock is $\phi/4$ ($t\phi = 4/\phi$) Generate PWM waveform with conversion frequency of $32768/\phi$ and minimum pulse width of $2/\phi$	

Note: $t\phi$: PWM input clock frequency

H'D126: 8-Bit PWM Data Register 0 PWR0: 8-Bit PWM

Bit :	7	6	5	4	3	2	1	0
	PW07	PW06	PW05	PW04	PW03	PW02	PW01	PW00
Initial value :	0	0	0	0	0	0	0	0
R/W :	W	W	W	W	W	W	W	W

H'D127: 8-Bit PWM Data Register 1 PWR1: 8-Bit PWM

Bit :	7	6	5	4	3	2	1	0
	PW17	PW16	PW15	PW14	PW13	PW12	PW11	PW10
Initial value :	0	0	0	0	0	0	0	0
R/W :	W	W	W	W	W	W	W	W

H'D128: 8-Bit PWM Data Register 2 PWR2: 8-Bit PWM

Bit :	7	6	5	4	3	2	1	0
	PW27	PW26	PW25	PW24	PW23	PW22	PW21	PW20
Initial value :	0	0	0	0	0	0	0	0
R/W :	W	W	W	W	W	W	W	W

H'D129: 8-Bit PWM Data Register 3 PWR3: 8-Bit PWM

Bit :	7	6	5	4	3	2	1	0
	PW37	PW36	PW35	PW34	PW33	PW32	PW31	PW30
Initial value :	0	0	0	0	0	0	0	0
R/W :	W	W	W	W	W	W	W	W

H'D12A: 8-Bit PWM Control Register PW8CR: 8-Bit PWM

Bit :	7	6	5	4	3	2	1	0
	—	—	—	—	PWC3	PWC2	PWC1	PWC0
Initial value :	1	1	1	1	0	0	0	0
R/W :	—	—	—	—	R/W	R/W	R/W	R/W

Output polarity select bits —

0	Positive polarity	(Initial value)
1	Negative polarity	

(n = 3 to 0)

H'D12C: Input Capture Register 1 ICR1: PSU

Bit :	7	6	5	4	3	2	1	0
	ICR17	ICR16	ICR15	ICR14	ICR13	ICR12	ICR11	ICR10
Initial value :	0	0	0	0	0	0	0	0
R/W :	R	R	R	R	R	R	R	R

H'D12D: Prescaler Unit Control/Status Register PCSR: PSU

Bit	:	7	6	5	4	3	2	1	0
		ICIF	ICIE	ICEG	NCon/off	—	DCS2	DCS1	DCS0
Initial value	:	0	0	0	0	1	0	0	0
R/W	:	R/(W)*	R/W	R/W	R/W	—	R/W	R/W	R/W

Frequency division clock output select bits

DCS2	DCS1	DCS0	Description
0	0	0	PSS, output $\phi/32$ (Initial value)
		1	PSS, output $\phi/16$
	1	0	PSS, output $\phi/8$
		1	PSS, output $\phi/4$
1	0	0	PSW, output $\phi W/32$
		1	PSW, output $\phi W/16$
	1	0	PSW, output $\phi W/8$
		1	PSW, output $\phi W/4$

Noise cancel ON/OFF bit

0	Noise cancel function of $\overline{\text{IC}}$ pin is disabled (Initial value)
1	Noise cancel function of $\overline{\text{IC}}$ pin is enabled

$\overline{\text{IC}}$ pin edge select bit

0	Falling edge of $\overline{\text{IC}}$ pin input is detected (Initial value)
1	Rising edge of $\overline{\text{IC}}$ pin input is detected

Input capture interrupt enable bit

0	Interrupt request by input capture is disabled (Initial value)
1	Interrupt request by input capture is enabled

Input capture interrupt flag

0	[Clearing conditions] When 0 is written after reading 1 (Initial value)
1	[Setting conditions] When input capture is executed at $\overline{\text{IC}}$ pin edge

Note: * Only 0 can be written to clear the flag.

H'D130: Software Trigger A/D Result Register H ADRH: A/D Converter

H'D131: Software Trigger A/D Result Register L ADRL: A/D Converter

ADRH								ADRL								
Bit :	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	ADR9	ADR8	ADR7	ADR6	ADR5	ADR4	ADR3	ADR2	ADR1	ADR0	Ñ	Ñ	Ñ	Ñ	Ñ	Ñ
Initial value :	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W :	R	R	R	R	R	R	R	R	R	R	Ñ	Ñ	Ñ	Ñ	Ñ	Ñ

H'D132: Hardware Trigger A/D Result Register H AHRH: A/D Converter

H'D133: Hardware Trigger A/D Result Register L AHRL: A/D Converter

AHRH								AHRL								
Bit :	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	AHR9	AHR8	AHR7	AHR6	AHR5	AHR4	AHR3	AHR2	AHR1	AHR0	Ñ	Ñ	Ñ	Ñ	Ñ	Ñ
Initial value :	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W :	R	R	R	R	R	R	R	R	R	R	Ñ	Ñ	Ñ	Ñ	Ñ	Ñ

H'D134: A/D Control Register ADCR: A/D Converter

Bit	:	7	6	5	4	3	2	1	0
		CK	—	HCH1	HCH0	SCH3	SCH2	SCH1	SCH0
Initial value	:	0	1	0	0	0	0	0	0
R/W	:	R/W	—	R/W	R/W	R/W	R/W	R/W	R/W

Software channel select bits

SCH3	SCH2	SCH1	SCH0	Analog input channel
0	0	0	0	AN0 (Initial value)
			1	AN1
		1	0	AN2
			1	AN3
	1	0	0	AN4
			1	AN5
		1	0	AN6
			1	AN7
1	0	0	0	AN8
			1	AN9
		1	0	ANA
			1	ANB
	1	*	*	Software-triggered conversion channel is not selected

Notes: 1. If conversion is started by software when SCH3 to SCH0 are set to 11xx, the conversion result is undetermined. Hardware- or external-triggered conversion, however, will be performed on the channel selected by HCH1 and HCH0.
2. * Don't care.

Hardware channel select bits

HCH1	HCH2	Analog input channel
0	0	AN8 (Initial value)
	1	AN9
1	0	ANA
	1	ANB

Clock select

0	Conversion frequency = 266 states (Initial value)
1	Conversion frequency = 134 states

H'D135: A/D Control/Status Register ADCSR: A/D Converter

Bit	7	6	5	4	3	2	1	0
	SEND	HEND	ADIE	SST	HST	BUSY	SCNL	—
Initial value	0	0	0	0	0	0	0	1
R/W	R/(W)*	R/(W)*	R/W	R/W	R	R	R	—

Software-triggered A/D conversion cancel flag

0	No contention for A/D conversion (Initial value)
1	Indicates that software-triggered A/D conversion was canceled by the start of hardware-triggered A/D conversion.

Busy flag

0	No contention for A/D conversion (Initial value)
1	Indicates an attempt to execute software-triggered A/D conversion while hardware- or external-triggered A/D conversion was in progress.

Hardware A/D status flag

0	Read: Hardware- or external -triggered A/D conversion is <u>not in progress</u> Write: Hardware- or external-triggered A/D conversion is <u>aborted</u> (Initial value)
1	Hardware- or external-triggered A/D conversion is in progress.

Software A/D start flag

0	Read: Indicates that software-triggered A/D conversion has ended or been stopped Write: Software-triggered A/D conversion is aborted (Initial value)
1	Read: Indicates that software-triggered A/D conversion is <u>in progress</u> Write: Starts software-triggered A/D conversion

A/D interrupt enable bit

0	Interrupt (AD1) upon A/D conversion end is disabled (Initial value)
1	Interrupt (AD1) upon A/D conversion end is enabled

Hardware A/D end flag

0	[Clearing conditions] When 0 is written after reading 1 (Initial value)
1	[Setting conditions] When hardware- or external-triggered A/D conversion has ended

Software A/D end flag

0	[Clearing conditions] When 0 is written after reading 1 (Initial value)
1	[Setting conditions] When software-triggered A/D conversion has ended

Note: * Only 0 can be written to clear the flag.

H'D136: A/D Trigger Select Register ADTSR: A/D Converter

Bit	:	7	6	5	4	3	2	1	0
		—	—	—	—	—	—	TRGS1	TRGS0
Initial value	:	1	1	1	1	1	1	0	0
R/W	:	—	—	—	—	—	—	R/W	R/W

Trigger select bits

TRGS1	TRGS0	
0	0	Hardware- or external-triggered A/D conversion is disabled (Initial value)
	1	Hardware-triggered (ADTRG) A/D conversion is selected
1	0	Hardware-triggered (DFG) A/D conversion is selected
	1	External-triggered ($\overline{\text{ADTRG}}$) A/D conversion is selected

H'D138: Timer Load Register K TLK: Timer J

Bit	:	7	6	5	4	3	2	1	0
		TLR27	TLR26	TLR25	TLR24	TLR23	TLR22	TLR21	TLR20
Initial value	:	1	1	1	1	1	1	1	1
R/W	:	W	W	W	W	W	W	W	W

H'D138: Timer Counter K TCK: Timer J

Bit	:	7	6	5	4	3	2	1	0
		TDR27	TDR26	TDR25	TDR24	TDR23	TDR22	TDR21	TDR20
Initial value	:	1	1	1	1	1	1	1	1
R/W	:	R	R	R	R	R	R	R	R

H'D139: Timer Load Register J TLJ: Timer J

Bit	:	7	6	5	4	3	2	1	0
		TLR17	TLR16	TLR15	TLR14	TLR13	TLR12	TLR11	TLR10
Initial value	:	1	1	1	1	1	1	1	1
R/W	:	W	W	W	W	W	W	W	W

H'D139: Timer Counter J TCJ: Timer J

Bit :	7	6	5	4	3	2	1	0
	TDR17	TDR16	TDR15	TDR14	TDR13	TDR12	TDR11	TDR10
Initial value :	1	1	1	1	1	1	1	1
R/W :	R	R	R	R	R	R	R	R

H'D13A: Timer Mode Register J TMJ: Timer J

Bit :	7	6	5	4	3	2	1	0
	PS11	PS10	ST	8/16	PS21	PS20	TGL	T/R
Initial value :	0	0	0	0	0	0	0	0
R/W :	R/W	R/W	R/W	R/W	R/W	R/W	R	R/W

Timer output/remote-controller output select bit	
0	TMJ-1 timer output (Initial value)
1	TMJ-1 toggle output (data transmitted from remote controller)

TMJ-2 toggle flag	
0	TMJ-2 toggle output is 0 (Initial value)
1	TMJ-2 toggle output is 1

TMJ-2 input clock select bits		
PS21	PS20	Description
0	0	PSS, count at $\phi/16384$ (Initial value)
	1	PSS, count at $\phi/2048$
1	0	Count at TMJ-1 underflow
	1	Count at rising/falling edge of external clock (IRQ2) *

Note: * External clock edge selection is set in the IRQ edge select register (IEGR).
See section 6.2.4, IRQ Edge Select Register (IEGR).

8-bit/16-bit operation select bit	
0	TMJ-1 and TMJ-2 operate separately (Initial value)
1	TMJ-1 and TMJ-2 operate together as 16-bit

Remote-controlled operation start bit	
0	Stop TMJ-1 clock supply in remote control mode (Initial value)
1	Start TMJ-1 clock supply in remote control mode


TMJ-1 input clock select bits		
PS11	PS10	Description
0	0	PSS, count at $\phi/512$ (Initial value)
	1	PSS, count at $\phi/256$
1	0	PSS, count at $\phi/4$
	1	Count at rising/falling edge of external clock (IRQ1)*

Note: * External clock edge selection is set in the IRQ edge select register (IEGR).

See section 6.2.4, IRQ Edge Select Register (IEGR).

When using external clock in remote control mode, set opposite edges for IRQ1 and IRQ2 edges (eg. When falling edge is set for IRQ1, set rising edge for IRQ2. When rising edge is set for IRQ1, set falling edge for IRQ2).

H'D13B: Timer J Control Register TMJC: Timer J



H'D13C: Timer J Status Register TMJS: Timer J

Bit	:	7	6	5	4	3	2	1	0
		TMJ2I	TMJ1I	—	—	—	—	—	—

Initial value : 0 0 1 1 1 1 1 1

$$R/W \quad : \quad R/(W)^* \quad R/(W)^* \quad \_ \quad \_ \quad \_ \quad \_ \quad \_ \quad \_$$

TMJ1I interrupt request flag

0	[Clearing conditions] (Initial value) When 0 is written after reading 1
1	[Setting conditions] When TMJ-1 underflows

TMJ2I interrupt request flag

0	[Clearing conditions] (Initial value) When 0 is written after reading 1
1	[Setting conditions] When TMJ-2 underflows

Note: * Only 0 can be written to clear the flag.

H'D148: Serial Mode Register SMR1: SCI1

Bit	:	7	6	5	4	3	2	1	0
		C/ $\bar{A}$	CHR	PE	O/ $\bar{E}$	STOP	MP	CKS1	CKS0

Initial value : 0 0 0 0 0 0 0 0 0

R/W : R/W R/W R/W R/W R/W R/W R/W R/W

Clock select

CKS1	CKS0	Clock select
0	0	ϕ clock (Initial value)
	1	$\phi/4$ clock
1	0	$\phi/16$ clock
	1	$\phi/64$ clock

Multiprocessor mode

0	Multiprocessor function is disabled (Initial value)
1	Multiprocessor format is selected

Stop bit length

0	1 stop bits* ¹ (Initial value)
1	2 stop bits* ²

Notes: 1. In transmission, a single 1 bit (stop bit) is added to the end of a transmit character before it is sent.

2. In transmission, two 1 bits (stop bits) are added to the end of a transmit character before it is sent.

Parity mode

0	Even parity* ¹ (Initial value)
1	Odd parity* ²

Notes: 1. When even parity is set, parity bit addition is performed in transmission so that the total number of 1 bits in the transmit character plus the parity bit is even. In reception, a check is performed to see if the total number of 1 bits in the receive character plus the parity bit is even.

2. When odd parity is set, parity bit addition is performed in transmission so that the total number of 1 bits in the transmit character plus the parity bit is odd. In reception, a check is performed to see if the total number of 1 bits in the receive character plus the parity bit is odd.

Parity enable

0	Parity bit addition and checking disabled (Initial value)
1	Parity bit addition and checking enabled*

Note: * When the PE bit is set to 1, the parity (even or odd) specified by the O/ $\bar{E}$ bit is added to transmit data before transmission. In reception, the parity bit is checked for the parity (even or odd) specified by the O/ $\bar{E}$ bit.

Character length

0	8-bit data (Initial value)
1	7-bit data*

Note: * When 7-bit data is selected, the MSB (bit 7) of TDR is not transmitted, and LSB-first/MSB-first selection is not available.

Communication mode

0	Asynchronous mode (Initial value)
1	Clock synchronous mode

H'D149: Bit Rate Register BRR1: SCI1

Bit :	7	6	5	4	3	2	1	0
Initial value :	1	1	1	1	1	1	1	1
R/W :	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

H'D14A: Serial Control Register SCR1: SCI1

Bit :	7	6	5	4	3	2	1	0
	TIE	RIE	TE	RE	MPIE	TEIE	CKE1	CKE0
Initial value :	0	0	0	0	0	0	0	0
R/W :	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Clock enable bits

CKE1	CKE0	Clock select	
0	0	Asynchronous mode	Internal clock/SCK pin functions as I/O port ¹ (Initial value)
		Clock synchronous mode	Internal clock/SCK pin functions as synchronous clock output ²
	1	Asynchronous mode	Internal clock/SCK pin functions as clock output ²
		Clock synchronous mode	Internal clock/SCK pin functions as synchronous clock output
1	0	Asynchronous mode	External clock/SCK pin functions as clock input ³
		Clock synchronous mode	External clock/SCK pin functions as synchronous clock input
	1	Asynchronous mode	External clock/SCK pin functions as clock input ³
		Clock synchronous mode	External clock/SCK pin functions as synchronous clock input

Notes: 1. Initial value

2. Outputs a clock of the same frequency as the bit rate.

3. Inputs a clock with a frequency 16 times the bit rate.

Transmit end interrupt enable bit

0	Transmit-end interrupt (TEI) request is disabled* (Initial value)
1	Transmit-end interrupt (TEI) request is enabled*

Note: * TEI cancellation can be performed by reading 1 from the TDRE flag in SSR, then clearing it to 0 and clearing the TEND flag to 0, or clearing the TEIE bit to 0.

Multiprocessor interrupt enable bit

0	Multiprocessor interrupts are disabled (normal reception performed) (Initial value) [Clearing conditions] (1) When the MPIE bit is cleared to 0 (2) When data with MPB = 1 is received
1	Multiprocessor interrupt are enabled* Receive interrupt (RXI) requests, receive-error interrupt (ERI) requests, and setting of the RDRF, FER, and ORER flags in SSR1 are disabled until data with the multiprocessor bit set to 1 is received.

Note: * When receive data including MPB = 0 is received, receive data transfer from RSR to RDR, receive error detection, and setting of the RDRF, FER, and ORER flags in SSR, is not performed. When receive data with MPB = 1 is received, the MPB bit in SSR is set to 1, the MPIE bit is cleared to 0 automatically, and generation of RXI and ERI interrupts (when the TIE and RIE bits in SCR are set to 1) and FER and ORER flag setting is enabled.

Receive enable bit

0	Reception is disabled ¹ (Initial value)
1	Reception is enabled ²

Notes: 1. Clearing the RE bit to 0 does not affect the RDRF, FER, PER, and ORER flags, which retain their states.

2. Serial reception is started in this state when a start bit is detected in asynchronous mode or serial clock input is detected in synchronous mode.

SMR setting must be performed to decide the reception format before setting the RE bit to 1.

Transmit enable bit

0	Transmission is disabled ¹ (Initial value)
1	Transmission is enabled ²

Notes: 1. The TDRE flag in SSR is fixed at 1.

2. In this state, serial transmission is started when transmit data is written to TDR and TDRE flag in SSR is cleared to 0.

SMR setting must be performed to decide the transmission format before setting the TE bit to 1.

Receive interrupt enable bit

0	Receive-data-full interrupt (RXI) request and receive-error interrupt (ERI) request is disabled* (Initial value)
1	Receive-data-full interrupt (RXI) request and receive-error interrupt (ERI) request is enabled

Note: * RXI and ERI interrupt request cancellation can be performed by reading 1 from the RDRF, FER, PER, or ORER flag, then clearing the flag to 0, or clearing the RIE bit to 0.

Transmit interrupt enable bit


0	Transmit-data-empty interrupt (TXI) request is disabled* (Initial value)
1	Transmit-data-empty interrupt (TXI) request is enabled

Note: * TXI interrupt request cancellation can be performed by reading 1 from the TDRE flag, then clearing it to 0, or clearing the TIE bit to 0.

H'D14B: Transmit Data Register TDR1: SCI1

Bit :	7	6	5	4	3	2	1	0
Initial value :	1	1	1	1	1	1	1	1
R/W :	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

H'D14C: Serial Status Register SSR1: SCI1



Note: * Only 0 can be written to clear the flag.

H'D14D: Receive Data Register RDR1: SCI1

Bit :	7	6	5	4	3	2	1	0
Initial value :	0	0	0	0	0	0	0	0
R/W :	R	R	R	R	R	R	R	R

H'D14E: Serial Interface Mode Register SCMR1: SCI1

Bit :	7	6	5	4	3	2	1	0
	—	—	—	—	SDIR	SINV	—	—
Initial value :	1	1	1	1	0	0	1	0
R/W :	—	—	—	—	R/W	R/W	—	—

Data inversion

0	TDR contents are transmitted without modification. Receive data is stored in RDR without modification.	(Initial value)
1	TDR contents are inverted before being transmitted. Receive data is stored in RDR1 in inverted form.	

Data transfer direction

0	TDR contents are transmitted LSB-first. Receive data is stored in RDR LSB-first.	(Initial value)
1	TDR contents are transmitted MSB-first. Receive data is stored in RDR MSB-first.	

H'D158: I²C Bus Control Register ICCR1: I²C Bus Interface

Bit :	7	6	5	4	3	2	1	0
	ICE	IEIC	MST	TRS	ACKE	BBSY	IRIC	SCP
Initial value :	0	0	0	0	0	0	0	1
R/W :	R/W	R/W	R/W	R/W	R/W	R/W	R/(W)*	W

Start condition/stop condition prohibit	
0	Writing 0 issues a start or stop condition, in combination with the BBSY flag
1	Reading always returns a value of 1 (Initial value) Writing is ignored

I ² C bus interface interrupt request flag	
0	Waiting for transfer, or transfer in progress (Initial value) [Clearing conditions] (1) When 0 is written in IRIC after reading IRIC = 1
1	Interrupt requested [Setting conditions] - I²C bus format master mode - When a start condition is detected in the bus line state after a start condition is issued (when the TDRE flag is set to 1 because of first frame transmission) - When a wait is inserted between the data and acknowledge bit when WAIT = 1 - At the end of data transfer (when the TDRE or RDRF flag is set to 1) - When a slave address is received after bus arbitration is lost (when the AL flag is set to 1) - When 1 is received as the acknowledge bit when the ACKE bit is 1 (when the ACKB bit is set to 1) - I²C bus format slave mode - When the slave address (SVA, SVAX) matches (when the AAS and AASX flags are set to 1) and at the end of data transfer up to the subsequent retransmission start condition or stop condition detection (when the TDRE or RDRF flag is set to 1) - When the general call address is detected (when the ADZ flag is set to 1) and at the end of data transfer up to the subsequent retransmission start condition or stop condition detection (when the TDRE or RDRF flag is set to 1) - When 1 is received as the acknowledge bit when the ACKE bit is 1 (when the ACKB bit is set to 1) - When a stop condition is detected (when the STOP or ESTP flag is set to 1) - Synchronous serial format - At the end of data transfer (when the TDRE or RDRF flag is set to 1) - When a start condition is detected with serial format selected - When a condition, other than the above, that sets the TDRE or RDRF flag to 1 is detected

Bus busy	
0	Bus is free (Initial value) [Clearing conditions] When a stop condition is detected
1	Bus is busy [Setting conditions] When a start condition is detected

Acknowledge bit judgment selection	
0	The value of the acknowledge bit is ignored, and continuous transfer is performed (Initial value)
1	If the acknowledge bit is 1, continuous transfer is interrupted

Master/slave select		
Transmit/receive select		
MST	TRS	Description
0	0	Slave receive mode (Initial value)
	1	Slave transmit mode
1	0	Master receive mode
	1	Master transmit mode

I ² C bus interface interrupt enable	
0	Interrupt request is disabled (Initial value)
1	Interrupt request is enabled

I ² C bus interface enable	
0	I ² C bus interface module disabled, with SCL and SDA signal pins set to port function. SAR and SARX can be accessed. (Initial value)
1	I ² C bus interface module enabled for transfer operation (pins SCL and SDA are driving the bus). ICMR and ICDR can be accessed.

Note: * Only 0 can be written to clear the flag.

H'D159: I²C Bus Status Register ICSR1: I²C Bus Interface

Bit	7	6	5	4	3	2	1	0
	ESTP	STOP	IRTR	AASX	AL	AAS	ADZ	ACKB
Initial value	0	0	0	0	0	0	0	0
R/W	R/(W)*	R/(W)*	R/(W)*	R/(W)*	R/(W)*	R/(W)*	R/(W)*	R/W

0	Receive mode: 0 is output at acknowledge output timing Transmit mode: Indicates that the receiving device has acknowledged the data (signal is 0)	(Initial value)
1	Receive mode: 1 is output at acknowledge output timing Transmit mode: Indicates that the receiving device has not acknowledged the data (signal is 1)	

0	General call address not recognized [Clearing conditions] (1) When ICDR data is written (transmit mode) or read (receive mode) (2) When 0 is written in ADZ after reading ADZ = 1 (3) In master mode	(Initial value)
1	General call address recognized [Setting conditions] When the general call address is detected when FSX = 0 or FS = 0 in slave receive mode	

0	Slave address or general call address not recognized [Clearing conditions] (1) When ICDR data is written (transmit mode) or read (receive mode) (2) When 0 is written in AAS after reading AAS = 1 (3) In master mode	(Initial value)
1	Slave address or general call address recognized [Setting conditions] When the slave address or general call address is detected when FS = 0 in slave receive mode	

0	Bus arbitration won [Clearing conditions] (1) When ICDR data is written (transmit mode) or read (receive mode) (2) When 0 is written in AL after reading AL = 1	(Initial value)
1	Arbitration lost [Setting conditions] (1) If the internal SDA and SDA pin disagree at the rise of SCL in master transmit mode (2) If the internal SCL line is high at the fall of SCL in master transmit mode	

0	Second slave address not recognized [Clearing conditions] (1) When 0 is written in AASX after reading AASX = 1 (2) When a start condition is detected (3) In master mode	(Initial value)
1	Second slave address recognized [Setting conditions] When the second slave address is detected in slave receive mode	

0	Waiting for transfer, or transfer in progress [Clearing conditions] (1) When 0 is written in IRTR after reading IRTR = 1 (2) When the IRIC flag is cleared to 0	(Initial value)
1	Continuous transfer state [Setting conditions] • In I ² C bus interface slave mode – When the TDRE or RDRF flag is set to 1 when AASX = 1 • In other mode – When the TDRE or RDRF flag is set to 1	

0	No normal stop condition [Clearing conditions] (1) When 0 is written in STOP after reading STOP = 1 (2) When the IRIC flag is cleared to 0	(Initial value)
1	* In I ² C bus format slave mode Normal stop condition detected [Setting conditions] – When a stop condition is detected after completion of frame transfer • In other mode No meaning	

0	No error stop condition [Clearing conditions] (1) When 0 is written in ESTP after reading ESTP = 1 (2) When the IRIC flag is cleared to 0	(Initial value)
1	* In I ² C bus format slave mode Error stop condition detected [Setting conditions] – When a stop condition is detected during frame transfer • In other mode No meaning	

Note: * Only 0 can be written to clear the flag.

H'D15E: I²C Bus Data Register ICDR1: I²C Bus Interface

Bit	:	7	6	5	4	3	2	1	0
		ICDR7	ICDR6	ICDR5	ICDR4	ICDR3	ICDR2	ICDR1	ICDR0
Initial value	:	—	—	—	—	—	—	—	—
R/W	:	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Note: Refer to section 23.2.1, I²C Bus Data Register (ICDR).

H'D15E: Second Slave Address Register SARX1: I²C Bus Interface

Bit	:	7	6	5	4	3	2	1	0
		SVAX6	SVAX5	SVAX4	SVAX3	SVAX2	SVAX1	SVAX0	FSX
Initial value	:	0	0	0	0	0	0	0	1
R/W	:	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Note: Refer to section 23.2.3, Second Slave Address Register (SARX), and section 23.2.2, Slave Address Register (SAR)

Format select

Used combined with FS bit in SAR.

H'D15F: I²C Bus Mode Register ICMR1: I²C Bus Interface

Bit :	7	6	5	4	3	2	1	0
	MLS	WAIT	CKS2	CKS1	CKS0	BC2	BC1	BC0
Initial value :	0	0	0	0	0	0	0	0
R/W :	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit counter			Bit/frame	
BC2	BC1	BC0	Clock sync serial format	I ² C bus format
0	0	0	8	9 (Initial value)
		1	1	2
	1	0	2	3
0	0	1	3	4
		0	4	5
	1	1	5	6
		0	6	7
1	1	0	7	8
		1		

Transfer clock select bits

IICX*	CKS2	CKS1	CKS0	Clock	Transfer rate	
					φ=8 MHz	φ=10 MHz
0	0	0	0	φ/28	286 kHz	357 kHz
			1	φ/40	200 kHz	250 kHz
		1	0	φ/48	167 kHz	208 kHz
			1	φ/64	125 kHz	156 kHz
	1	0	0	φ/80	100 kHz	125 kHz
			1	φ/100	80.0 kHz	100 kHz
		1	0	φ/112	71.4 kHz	89.3 kHz
			1	φ/128	62.5 kHz	78.1 kHz
		1	0	0	0	φ/56
1	φ/80				100 kHz	125 kHz
1	0			φ/96	83.3 kHz	104 kHz
	1			φ/128	62.5 kHz	78.1 kHz
1	0		0	φ/160	50.0 kHz	62.5 kHz
			1	φ/200	40.0 kHz	50.0 kHz
	1		0	φ/224	35.7 kHz	44.6 kHz
			1	φ/256	31.3 kHz	39.1 kHz

Note: * See bit 6 in STCR.

Wait insertion bit

0	Data and acknowledge bits transferred consecutively (initial value)
1	Wait inserted between data and acknowledge bits

MSB-first/LSB-first select

0	MSB-first (initial value)
1	LSB-first

H'D15F: Slave Address Register SAR1: I²C Bus Interface

Bit	:	7	6	5	4	3	2	1	0
		SVA6	SVA5	SVA4	SVA3	SVA2	SVA1	SVA0	FS
Initial value	:	0	0	0	0	0	0	0	0
R/W	:	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Format select bit

DDCSWR Bit 6 SW	SAR Bit 0 FS	SARX Bit 0 FX	Format select
0	0	0	I ² C bus format • SAR and SARX slave addresses recognized
		1	I ² C bus format (Initial value) • SAR slave address recognized • SARX slave address ignored
	1	0	I ² C bus format • SAR slave address ignored • SARX slave address recognized
		1	I ² C bus format • SAR and SARX slave addresses ignored
1	0	0	Formatless transfer (start and stop conditions are not detected)
		1	• With acknowledge bit
	1	0	Formatless transfer* (start and stop conditions are not detected)
		1	• Without acknowledge bit

Note: Do not use this setting when automatically switching the made from formatless transfer to I²C bus format by setting DDCSWR.

H'D200 to H'D20B: Row Registers 1 to 12 CLINE1 to CLINE12: OSD

Bit	7	6	5	4	3	2	1	0
	BPTn	SZn	CLUn1	CLUn2	KRn	KGn	KBn	KLUn
Initial value	0	0	0	0	0	0	0	0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Cursor brightness/half-tone level specification bit
(Cursor Brightness in Text Display Mode)

Bit 0 KLUn	Cursor Color	Cursor Brightness Level
0	Black	0 IRE (Initial value)
1		25 IRE
0	Blue, green, cyan,	25 IRE (Initial value)
1	red, yellow, magenta	45 IRE
0	White	45 IRE (Initial value)
1		55 IRE

Note: All brightness levels are with reference to the pedestal level (5 IRE).
Brightness levels are reference values.

(Half-tone Levels in Superimposed Mode)

Bit 0 KLUn	Character Brightness Level
0	50% half-tone (Initial value)
1	30% half-tone

Cursor color specification bits
(Cursor Colors in Text Display Mode)

Bit 3 KRn	Bit 2 KGn	Bit 1 KBn	Character Brightness Level	
			Cursor Color (C.Video Output)	Cursor Color (R, G, B Output)
			NTSC	PAL
0	0	0	Black	Black (Initial value)
		1	π	Blue
	1	0	$7\pi/4$	Green
		1	$3\pi/2$	Cyan
1	0	0	$\pi/2$	Red
		0	$3\pi/4$	Magenta
	1	0	Same phase	Yellow
		1	White	White

(Cursor Colors in Superimposed Mode)

Bit 3 KRn	Bit 2 KGn	Bit 1 KBn	Character Brightness Level	
			Cursor Color (C.Video Output)	Cursor Color (R, G, B Output)
0	0	0	Specification invalid (Half-tone display in superimposed mode)	Black (Initial value)
		1		Blue
	1	0		Green
		1		Cyan
1	0	0		Red
		1		Magenta
	1	0		Yellow
		1		White

Character brightness specification bits

Bit 5 CLUn1	Bit 4 CLUn0	Character Color	Character Brightness Level
0	0	Black	0 IRE (Initial value)
	1		10 IRE
	0		20 IRE
1	1	Blue, green, cyan, red, yellow, magenta	30 IRE
	0		25 IRE (Initial value)
	1		45 IRE
0	0	White	55 IRE
	1		65 IRE
	0		45 IRE (Initial value)
1	1		70 IRE
	0		80 IRE
	1		90 IRE

Note: All brightness levels are with reference to the pedestal level (5 IRE).
Brightness levels are reference values.

(n = 1 to 12)

Character size specification bit

0	Character display size: single height × single width (Initial value)
1	Character display size: double height × double width

Button pattern specification bit

0	Pattern causing buttons in the nth row to appear to be raised (Initial value)
1	Pattern causing buttons in the nth row to appear to be lowered

(n = 1 to 12)

H'D20C: Vertical Display Position Register VPOS: OSD

Bit	:	15	14	13	12	11	10	9	8
		—	—	—	—	VSPC2	VSPC1	VSPC0	VP8
Initial value	:	1	1	1	1	0	0	0	0
R/W	:	—	—	—	—	R/W	R/W	R/W	R/W

Vertical row interval specification bits

VSPC2	VSPC1	VSPC0	Description
0	0	0	No row interval
		1	Row interval: One scanning line
	1	0	Row interval: Two scanning lines
		1	Row interval: Three scanning lines
1	0	0	Row interval: Four scanning lines
		1	Row interval: Five scanning lines
	1	0	Row interval: Six scanning lines
		1	Row interval: Seven scanning lines

Bit	:	7	6	5	4	3	2	1	0
		VP7	VP6	VP5	VP4	VP3	VP2	VP1	VP0
Initial value	:	0	0	0	0	0	0	0	0
R/W	:	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Vertical display start position specification bits


H'D20E: Horizontal Display Position Register HPOS: OSD

Bit	:	7	6	5	4	3	2	1	0
		HP7	HP6	HP5	HP4	HP3	HP2	HP1	HP0
Initial value	:	0	0	0	0	0	0	0	0
R/W	:	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Horizontal display start position specification bits

H'D20F: Digital Output Specification Register DOUT: OSD

Bit	:	7	6	5	4	3	2	1	0
		—	RGBC	YCOC	DOBC	DSEL	CRSEL	—	—
Initial value	:	0	0	0	0	0	0	1	0
R/W	:	—	R/W	R/W	R/W	R/W	R/W	—	—



H'D210: Screen Control Register DCNTL: OSD

Bit	:	15	14	13	12	11	10	9	8
		CDSPON	DISPM	LACEM	BLKS	OSDON	—	EDGE	EDGC

Initial value :	0	0	0	0	0	0	0	0
R/W :	R/W	R/W	R/W	R/W	R/W	—	R/W	R/W

Border color specification bit

Bit 8	Border Color (in text display mode)	
EDGC	Border Color (C.Video output)	Border Color (R,G,B Output)
0	Black	Black (Initial value)
1	White	White

Bit 8	Border Color (in superimposed mode)	
EDGC	C.Video output	R,G,B Output
0	Specification invalid (Black)	Black (Initial value)
1		White

Border specification bit

0	No character border (Initial value)
1	Character border

OSD display start bit

CDSPON	OSDON	Description
0/1	0	OSD display is stopped (C.Video output and digital output both off) (Initial value)
0	1	OSD display is started (digital output only)
1	1	OSD display is started (both C.Video output and digital output enabled)

Blinking period select bit

TVM2	BLKS	Description
0	0	Approx. 0.5 sec (32/fv = 0.53 sec) (Initial value)
	1	Approx. 1.0 sec (64/fv = 1.07 sec)
1	0	Approx. 0.5 sec (32/fv = 0.64 sec)
	1	Approx. 1.0 sec (64/fv = 1.28 sec)

(TVM2 is bit15 in DFORM)

Interlaced/noninterlaced display select bit

0	0 Noninterlaced display is selected (Initial value)
1	Interlaced display is selected

Superimposed/text display mode select bit

0	Superimposed mode is selected (Initial value)
1	Text display mode is selected

OSD C. video display enable bit

0	OSD C.Video display is off (Initial value)
1	OSD C.Video display is on

H'D211: Screen Control Register DCNTL: OSD

Bit	:	7	6	5	4	3	2	1	0
		BR	BG	BB	BLU1	BLU0	CAMP	KAMP	BAMP
Initial value :		0	0	0	0	0	0	0	0
R/W	:	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Background chroma select bit

0	Background chroma amplitude: 60 IRE (Initial value)
1	Background chroma amplitude: 80 IRE

Cursor chroma select bit

0	Cursor chroma amplitude: 60 IRE (Initial value)
1	Cursor chroma amplitude: 80 IRE

Character chroma select bit

0	Character chroma amplitude: 60 IRE (Initial value)
1	Character chroma amplitude: 80 IRE

Background brightness select bits

BUL1	BUL0	Description
0	0	Background Brightness, 10IRE (Initial value)
	1	Background Brightness, 30IRE
1	0	Background Brightness, 50IRE
	1	Background Brightness, 70IRE


Background color specification
(Background Colors in Text Display Mode)

Bit 7	Bit 6	Bit 5	Description		
BR	BG	BB	Background color (C.Video Output)		Background color (R, G, B Outputs)
0	0	0	Black	Black	Black (Initial value)
		1	π	$\pm\pi$	Blue
	1	0	$7\pi/4$	$\pm 7\pi/4$	Green
		1	$3\pi/2$	$\pm 3\pi/2$	Cyan
1	0	0	$\pi/2$	$\pm\pi/2$	Red
		1	$3\pi/4$	$\pm 3\pi/4$	Magenta
	1	0	Same phase	± 0	Yellow
		1	White	White	White

(Background Colors in Superimposed Mode)

Bit 7	Bit 6	Bit 5	Description		
BR	BG	BB	Background color (C.Video Output)		Background color (R, G, B Outputs)
0	0	0	Specification invalid		Black (Initial value)
		1			Blue
	1	0			Green
		1			Cyan
1	0	0			Red
		1			Magenta
	1	0			Yellow
		1			White

H'D212: OSD Format Register DFORM: OSD



TV format select bits


Bit 15 TVM2	Bit 14 TVM1	Bit 13 TVM0	Bit 12 FSCIN	Description		
				TV Format	4fsc (MHz)	2fsc (MHz)
0	0	0	0	M/NTSC	14.31818	—
			1		—	7.15909
0	0	1	0	4.43-NTSC	17.734475 (17.734470)	—
			1		—	8.867235 (8.867238)
0	1	0	0	M/PAL	14.302446 (14.302444)	—
			1		—	7.15122298
0	1	1	0/1	Must not be specified		
1	0	0	0	N/PAL	14.328225 (14.28244)	—
			1		—	7.1641125
1	0	1	0/1	Must not be specified		
1	1	0	0	B,G,H/PAL I/PAL D,K/PAL	17.734475 (17.734476)	—
			1		—	8.867235 (8.867238)
1	1	1	0	B,G,H/SECAM*2 L/SECAM D,K,K1/SECAM	17.734475 (17.734470)	—
			1		—	8.867235 (8.867238)

Notes: 1. Only 0 can be written to clear the flag.

2. The 4fsc and 2fsc frequencies for SECAM do not conform to the SECAM TV format specifications.

H'D213: OSD Format Register DFORM: OSD

Bit	7	6	5	4	3	2	1	0
	—	—	—	—	—	DTMV	LDREQ	VACS
Initial value	1	1	1	1	1	0	0	0
R/W	—	—	—	—	—	R/W	R/W	R/(W)*



Master slave RAM transfer state bit

0	The CPU did not access OSDRAM during data transfer (Initial value)
1	The CPU accessed OSDRAM during data transfer; the access is invalid

Master slave RAM transfer state bit

Writing:

0	Requests abort of data transfer from master RAM to slave RAM
1	Requests transfer of data from master RAM to slave RAM. After transfer is completed, this bit is cleared to 0

Reading:

0	Data is not being transferred from master RAM to slave RAM (Initial value)
1	Data is being transferred from master RAM to slave RAM, or is being prepared for transfer. After transfer is completed, this bit is cleared to 0

OSD display update timing control bit

0	After the LDREQ bit is written to 1, data is transferred from master RAM to slave RAM regardless of the Vsync signal (OSDV). The OSD display is updated simultaneously with register* rewriting. Note: * When transferring data using this setting, do not have the OSD display data (Initial value)
1	After the LDREQ bit is written to 1, data is transferred from master RAM to slave RAM synchronously with the Vsync signal (OSDV). After rewriting the register, the OSD display is updated synchronously with the Vsync signal (OSDV).

Note: * The registers and register bits whose settings are reflected in the OSD display are the row registers (CLINE), vertical display position register (VPOS), horizontal display position register (HPOS), screen control register (DCNTL) except bit 13, and the RGB, YCOC, and DOBC bits of the digital output specification register (DOUT).

H'D800 to H'DAFF: Display Data RAM OSDRAM: OSD

Bit	:	15	14	13	12	11	10	9	8
		BLNK	HT/CR	BON1	BON0	CR	CG	CB	C8
Initial value :		*	*	*	*	*	*	*	*
R/W	:	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Character codes specification

Character color specification bits

CR	CG	CB	Character Color (C.Video Output)		Character Color (R, G, B Output)
			NTSC	PAL	
0	0	0	Black	Black	Black
		1	π	$\pm\pi$	Blue
	1	0	$7\pi/4$	$\pm 7\pi/4$	Green
		1	$3\pi/2$	$\pm 3\pi/2$	Cyan
1	0	0	$\pi/2$	$\pm\pi/2$	Red
		1	$3\pi/4$	$\pm 3\pi/4$	Magenta
	1	0	Same phase	± 0	Yellow
		1	White	White	White

Button specification bits

BPTn	BON1	BON0	Description
0	0	0	No button is displayed
		1	Button is displayed (start)
	1	0	Button is displayed (end)
		1	Button is displayed (one character)
1	0	0	No button is displayed
		1	Button is displayed (start)
	1	0	Button is displayed (end)
		1	Button is displayed (one character)

Halftone/cursor display specification bit

DISPM	HT/CR	C.Video Output
0	0	Halftone is off
	1	Halftone is on
1	0	Cursor display is off
	1	Cursor display is on

(DISPM is bit 14 in DCNTL)

RGBC	HT/CR	Digital Output (R, G, B)
0	0/1	Character is output (half-tone/cursor specification invalid)
1	0	Character is output (half-tone/cursor display off)
	1	Cursor color data specified by the cursor color specification bit of row register is output

(RGBC is bit 6 in DOUT)

Blinking specification bit

0	Blinking is off
1	Blinking is on

DOBC	BLNK	Digital Output (YCO, R, G, B)
0	0	Blinking is off
	1	Blinking is off
1	0	Blinking is off
	1	Blinking is on

(DOBC is bit 4 in DOUT)

Bit	:	7	6	5	4	3	2	1	0
		C7	C6	C5	C4	C3	C2	C1	C0
Initial value :		*	*	*	*	*	*	*	*
R/W	:	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Character Codes

H'D220: Slice Even-Field Mode Register SEVFD: Data Slicer

Bit	:	15	14	13	12	11	10	9	8
		EVNIE	EVNIF	—	STBE4	STBE3	STBE2	STBE1	STBE0
Initial value	:	0	0	1	0	0	0	0	0
R/W	:	R/W	R/(W)*	—	R/W	R/W	R/W	R/W	R/W

Start bit detection starting position bits

Even field slice interrupt completion flag

0	[Clearing condition] When 0 is written after reading 1 (Initial value)
1	[Setting condition] When data slicing is completed for all specified lines of even field

Even field slice completion interrupt enable flag

0	Disables even-field slice completion interrupt (Initial value)
1	Enables even-field slice completion interrupt

Bit	:	7	6	5	4	3	2	1	0
		SLVLE2	SLVLE1	SLVLE0	DLYE4	DLYE3	DLYE2	DLYE1	DLYE0
Initial value	:	0	0	0	0	0	0	0	0
R/W	:	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Even field data sampling clock delay time

Slice Level Setting Bits

SLVLE2	SLVLE1	SLVLE0	Description
0	0	0	Slice level is 0 IRE (Initial value)
		1	Slice level is 5 IRE
	1	0	Slice level is 15 IRE
		1	Slice level is 20 IRE
1	0	0	Slice level is 25 IRE
		1	Slice level is 35 IRE
	1	0	Slice level is 40 IRE
		1	Must not be specified

Note: All slice levels are with reference to the pedestal level (5 IRE).
Slice level values are provided for reference.

Note: * Only 0 can be written to clear the flag.

H'D222: Slice Odd-Field Mode Register SODFD: Data Slicer

Bit	:	15	14	13	12	11	10	9	8
		ODDIE	ODDIF	—	STBO4	STBO3	STBO2	STBO1	STBO0
Initial value	:	0	0	1	0	0	0	0	0
R/W	:	R/W	R/(W)*	—	R/W	R/W	R/W	R/W	R/W

Start bit detection starting position bits

Odd field slice interrupt completion flag

0	[Clearing condition] When 0 is written after reading 1	(Initial value)
1	[Setting condition] When data slicing is completed for all specified lines of odd field	

Odd field slice completion interrupt enable flag

0	Disables odd field slice completion interrupt (Initial value)
1	Enables even-odd field slice completion interrupt

Bit	:	7	6	5	4	3	2	1	0
		SLVLO2	SLVLO1	SLVLO0	DLYO3	DLYO3	DLYO2	DLYO1	DLYO0
Initial value	:	0	0	0	0	0	0	0	0
R/W	:	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

ODD field data sampling clock delay time

Slice level setting bits

SLVLO2	SLVLO1	SLVLO0	Description
0	0	0	Slice level is 0 IRE (Initial value)
		1	Slice level is 5 IRE
	1	0	Slice level is 15 IRE
		1	Slice level is 20 IRE
1	0	0	Slice level is 25 IRE
		1	Slice level is 35 IRE
	1	0	Slice level is 40 IRE
		1	Must not be specified

Note: All slice levels are with reference to the pedestal level (5 IRE).
Slice level values are provided for reference.

Note: *Only 0 can be written to clear the flag.

H'D224 to H'D227: Slice Line Setting Registers 1 to 4 SLINE1 to SLINE4: Data Slicer

Bit	:	7	6	5	4	3	2	1	0
		SENBLn	SFLDn	—	SLINEn4	SLINEn3	SLINEn2	SLINEn1	SLINEn0
Initial value	:	0	0	1	0	0	0	0	0
R/W	:	R/W	R/W	—	R/W	R/W	R/W	R/W	R/W

Slice line setting bit

Field setting bit


0	Even field	(Initial value)
1	Odd field	

Slice enable bit


0	[When read] Disables data slice operation for the specified lines [Clearing condition] When the data slice operation for the line has been completed
1	Enables data slice operation for the specified lines

(n = 1 to 4)

H'D228 to H'D22B: Slice Detection Registers 1 to 4 SDTCT1 to SDTCT4: Data Slicer



H'D22C to H'D232: Slice Data Registers 1 to 4 SDATA1 to SDATA4: Data Slicer



H'D240: Sync Separation Input Mode Register SEPIMR: Sync Separator

Bit	:	7	6	5	4	3	2	1	0
		CCMPV1	CCMPV0	CCMPSL	SYNCT	VSEL	DLPFON	—	FRQSEL

Initial value :	0	0	0	0	0	0	0	0
R/W :	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Reference clock frequency select

0	576 times the horizontal sync frequency (Initial value)
1	448 times the horizontal sync frequency


Digital LPF control

0	The digital LPF does not operate (Initial value)
1	The digital LPF operates

Vsync input signal select

0	Vsync Schmitt input (Initial value)
1	Csync Schmitt input

Sync signal polarity select

0	 (Initial value)
1	

Csync separation comparator input select

0	The Csync separation comparator input is selected The Csync/Hsync terminal operates as an output terminal (Initial value)
1	The Csync Schmitt input is selected The Csync/Hsync terminal operates as an input terminal

Csync separation comparator slicing voltage select

CCMPV1	CCMPV0	Description
0	0	The Csync slicing level is 10 IRE (Initial value)
	1	The Csync slicing level is 5 IRE
1	0	The Csync slicing level is 15 IRE
	1	The Csync slicing level is 20 IRE

H'D241: Sync Separation Control Register SEPCR: Sync Separator

Bit	7	6	5	4	3	2	1	0
	AFCVIE	AFCVIF	VCKSL	VCMPON	HCKSEL	HHKON	—	FLD
Initial value	0	0	0	0	0	0	0	0
R/W	R/W	R/(W)*	R/W	R/W	R/W	R/W	R/W	R

Field detection flag		(Initial value)
0	Even field	
1	Odd field	

HHK forcibly turned on		(Initial value)
0	The HHK is not operated when complementary pulses are interpolated three successive times	
1	The HHK is forcibly operated when complementary pulses are interpolated three successive times	

Internal csync generator clock source select		(Initial value)
0	4/2 fsc clock	
1	AFC reference clock	

V complement function control		(Initial value)
0	The V complement function is disabled	
1	The V complement function is enabled	


V complement and mask counter clock source select		(Initial value)
0	Double the frequency of the horizontal sync signal (AFCH signal) for the AFC	
1	Double the frequency of the horizontal sync signal (OSCH signal) for the H complement and mask counter	

External Vsync interrupt flag		(Initial value)
0	[Clearing condition] 1 is read, then 0 is written	
1	[Setting condition] The V complement and mask counter detects the external Vsync signal (AFCV signal)	

External Vsync interrupt enable		(Initial value)
0	The external Vsync interrupt is disabled	
1	The external Vsync interrupt is enabled	


Note: *Only 0 can be written to clear the flag

H'D242: Sync Separation AFC Control Register SEPACR: Sync Separator



Note: *Only 0 can be written to clear the flag

H'D243: Horizontal Sync Signal Threshold Register HVTHR: Sync Separator



Note: Refer to section 27.2.4, Horizontal Sync Signal Threshold Register (HVTHR)

H'D244: Vertical Sync Signal Threshold Register VVTHR: Sync Separator

Bit	:	7	6	5	4	3	2	1	0
		VVTH7	VVTH6	VVTH5	VVTH4	VVTH3	VVTH2	VVTH1	VVTH0
Initial value	:	0	0	0	0	0	0	0	0
R/W	:	W	W	W	W	W	W	W	W

Vertical sync signal threshold

Note: Refer to section 27.2.5, Vertical Sync Signal Threshold Register (VVTHR)

H'D245: Field Detection Window Register FWIDR: Sync Separator

Bit	:	7	6	5	4	3	2	1	0
		—	—	—	—	FWID3	FWID2	FWID1	FWID0
Initial value	:	1	1	1	1	0	0	0	0
R/W	:	—	—	—	—	W	W	W	W

Field detection window timing

Note: Refer to section 27.2.6, Field Detection Window Register (FWIDR)

H'D246: H Complement and Mask Timing Register HCMMR: Sync Separator

Bit	:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		HC8	HC7	HC6	HC5	HC4	HC3	HC2	HC1	HC0	HM6	HM5	HM4	HM3	HM2	HM1	HM0
Initial value	:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W	:	W	W	W	W	W	W	W	W	W	W	W	W	W	W	W	W

Complementary pulse generation timing

HHK clearing timing

Note: Refer to section 27.2.7, H Complement and Mask Timing Register (HCMMR)

H'D248: Noise Detection Counter NDETC: Sync Separator

Bit	:	7	6	5	4	3	2	1	0
		NC7	NC6	NC5	NC4	NC3	NC2	NC1	NC0
Initial value:		0	0	0	0	0	0	0	0
R/W	:	R	R	R	R	R	R	R	R

Note: Refer to section 27.2.8, Noise Detection Counter (NDETC)

H'D248: Noise Detection Level Register NDETR: Sync Separator

Bit	:	7	6	5	4	3	2	1	0
		NR7	NR6	NR5	NR4	NR3	NR2	NR1	NR0
Initial value:		0	0	0	0	0	0	0	0
R/W	:	W	W	W	W	W	W	W	W

Noise detection level

Note: Refer to section 27.2.9, Noise Detection Level Register (NDETR)

H'D249: Data Slicer Detection Window Register DDETW: Sync Separator

Bit	:	7	6	5	4	3	2	1	0
		SRWDE1	SRWDE0	SRWDS1	SRWDS0	CRWDE1	CRWDE0	CRWDS1	CRWDS0
Initial value :		0	0	0	0	0	0	0	0
R/W	:	W	W	W	W	W	W	W	W

Clock run-in detection window signal rising timing setting

CRWDS1	CRWDS0	Description
0	0	The detection starts about 10.5 μ s after the slicer start point (Initial value)
	1	The detection starts about 10.0 μ s after the slicer start point
1	0	The detection starts about 11.0 μ s after the slicer start point
	1	This setting must not be used

Clock run-in detection window signal falling timing setting

CRWDE1	CRWDE0	Description
0	0	The detection ends about 23.5 μ s after the slicer start point (Initial value)
	1	The detection ends about 23.0 μ s after the slicer start point
1	0	The detection ends about 24.0 μ s after the slicer start point
	1	This setting must not be used

Start bit detection window signal rising timing setting

SRWDS1	SRWDS0	Description
0	0	The detection starts about 23.5 μ s after the slicer start point (Initial value)
	1	The detection starts about 23.0 μ s after the slicer start point
1	0	The detection starts about 24.0 μ s after the slicer start point
	1	This setting must not be used

Start bit detection window signal falling timing setting

SRWDE1	SRWDE0	Description
0	0	The detection ends about 29.5 μ s after the slicer start point (Initial value)
	1	The detection ends about 29.0 μ s after the slicer start point
1	0	The detection ends about 30.0 μ s after the slicer start point
	1	This setting must not be used

H'D24A: Internal Sync Frequency Register INFRQR: Sync Separator

Bit	:	7	6	5	4	3	2	1	0
		VFS2	VFS1	HFS	—	—	—	—	—
Initial value	:	0	0	0	0	0	0	0	0
R/W	:	W	W	W	—	—	—	—	—

Hsync frequency selection bit

Bit 5	Description		
HFS	PAL	MPAL	NPAL
0	fsc/283.75 (Initial value)	fsc/227.25 (Initial value)	fsc/229.25 (Initial value)
1	fsc/283.5	fsc/227.5	fsc/229.5


Vsync frequency selection bit

Bit 7	Bit 6	Description		
VFS2	VFS1	PAL	MPAL	NPAL
0	0	fh/313 (Initial value)	fh/263 (Initial value)	fh/313 (Initial value)
	1	fh/314	fh/266	fh/314
1	0	fh/310	fh/262	fh/310
	1	fh/312	fh/264	fh/312

H'FFB0 to H'FFB2: Trap Address Register 0 TAR0: ATC**H'FFB3 to H'FFB5: Trap Address Register 1 TAR1: ATC****H'FFB6 to H'FFB8: Trap Address Register 2 TAR2: ATC**

Bit :	7	6	5	4	3	2	1	0
	A23	A22	A21	A20	A19	A18	A17	A16
Initial value :	0	0	0	0	0	0	0	0
R/W :	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Bit :	7	6	5	4	3	2	1	0
	A15	A14	A13	A12	A11	A10	A9	A8
Initial value :	0	0	0	0	0	0	0	0
R/W :	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Bit :	7	6	5	4	3	2	1	0
	A7	A6	A5	A4	A3	A2	A1	—
Initial value :	0	0	0	0	0	0	0	0
R/W :	R/W	R/W	R/W	R/W	R/W	R/W	R/W	—

H'FFB9: Address Trap Control Register ATCR: ATC



H'FFBA: Timer Mode Register A TMA: Timer A

Bit :	7	6	5	4	3	2	1	0
	TMAOV	TMAIE	—	—	TMA3	TMA2	TMA1	TMA0
Initial value :	0	0	1	1	0	0	0	0
R/W :	R/(W)*	R/W	—	—	R/W	R/W	R/W	R/W

Clock select bits					
TMA3	TMA2	TMA1	TMA0	Prescaler frequency division rate (interval timer) or overflow frequency (time-base)	Operation mode
0	0	0	0	PSS, $\phi/16384$ (Initial value)	Interval timer mode
			1	PSS, $\phi/8192$	
		1	0	PSS, $\phi/4096$	
			1	PSS, $\phi/1024$	
	1	0	0	PSS, $\phi/512$	
			1	PSS, $\phi/256$	
		1	0	PSS, $\phi/64$	
			1	PSS, $\phi/16$	
1	0	0	0	1 s	Clock time base mode
			1	0.5 s	
		1	0	0.25 s	
			1	0.03125 s	
	1	0	0	Clear PSW and TCA to H'00	
			1		
		1	0		
			1		

Note: $\phi = f_{osc}$

Clock source, prescaler select bit	
0	Timer A clock source is PSS (Initial value)
1	Timer A clock source is PSW

Timer A interrupt enable bit	
0	Interrupt request by Timer A (TMAI) is disabled (Initial value)
1	Interrupt request by Timer A (TMAI) is enabled

Timer A overflow flag	
0	[Clearing conditions] (Initial value) When 0 is written to TMAOV after reading TMAOV = 1
1	[Setting conditions] When TCA overflows

Note: * Only 0 can be written to clear the flag.

H'FFBB: Timer Counter A TCA: TimerA

Bit :	7	6	5	4	3	2	1	0
	TCA7	TCA6	TCA5	TCA4	TCA3	TCA2	TCA1	TCA0
Initial value :	0	0	0	0	0	0	0	0
R/W :	R	R	R	R	R	R	R	R

H'FFBC: Watchdog Timer Control/Status Register WTCSR: WDT

Bit :	7	6	5	4	3	2	1	0
	OVF	WT/IT	TME	—	RST/NMI	CKS2	CKS1	CKS0
Initial value :	0	0	0	0	0	0	0	0
R/W :	R/(W)*	R/W	R/W	—	R/W	R/W	R/W	R/W

Reset or NMI

0	NMI interrupt request is generated	(Initial value)
1	Internal reset request is generated	

Timer enable bit

0	WTCNT is initialized to H'00 and halted	(Initial value)
1	WTCNT counts	

Timer mode select bit

0	Interval timer mode: Sends the CPU an interval timer interrupt request (WOVI) when WTCNT overflows	(Initial value)
1	Watchdog timer mode: Sends the CPU a reset or NMI interrupt request when WTCNT overflows	

Overflow flag

0	[Clearing conditions] (1) Write 0 in the TME bit (2) Read WTCSR when OVF = 1, then write 0 in OVF	(Initial value)
1	[Setting conditions] When WTCNT overflows (changes from H'FF to H'00) (When internal reset request generation is selected in watchdog timer mode, OVF is cleared automatically by the internal reset.)	

Note: * Only 0 can be written to clear the flag.

H'FFBD: Watchdog Timer Counter WTCNT: WDT

Bit :	7	6	5	4	3	2	1	0
Initial value :	0	0	0	0	0	0	0	0
R/W :	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

H'FFC0: Port Data Register 0 PDR0: I/O Port

Bit :	7	6	5	4	3	2	1	0
	PDR07	PDR06	PDR05	PDR04	PDR03	PDR02	PDR01	PDR00
Initial value :	—	—	—	—	—	—	—	—
R/W :	R	R	R	R	R	R	R	R

H'FFC1: Port Data Register 1 PDR1: I/O Port

Bit :	7	6	5	4	3	2	1	0
	PDR17	PDR16	PDR15	PDR14	PDR13	PDR12	PDR11	PDR10
Initial value :	0	0	0	0	0	0	0	0
R/W :	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

H'FFC2: Port Data Register 2 PDR2: I/O Port

Bit :	7	6	5	4	3	2	1	0
	PDR27	PDR26	PDR25	PDR24	PDR23	PDR22	PDR21	PDR20
Initial value :	0	0	0	0	0	0	0	0
R/W :	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

H'FFC3: Port Data Register 3 PDR3: I/O Port

Bit :	7	6	5	4	3	2	1	0
	PDR37	PDR36	PDR35	PDR34	PDR33	PDR32	PDR31	PDR30
Initial value :	0	0	0	0	0	0	0	0
R/W :	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

H'FFC4: Port Data Register 4 PDR4: I/O Port

Bit :	7	6	5	4	3	2	1	0
	PDR47	PDR46	PDR45	PDR44	PDR43	PDR42	PDR41	PDR40
Initial value :	0	0	0	0	0	0	0	0
R/W :	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

H'FFC6: Port Data Register 6 PDR6: I/O Port

Bit :	7	6	5	4	3	2	1	0
	PDR67	PDR66	PDR65	PDR64	PDR63	PDR62	PDR61	PDR60
Initial value :	0	0	0	0	0	0	0	0
R/W :	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

H'FFC7: Port Data Register 7 PDR7: I/O Port

Bit :	7	6	5	4	3	2	1	0
	PDR77	PDR76	PDR75	PDR74	PDR73	PDR72	PDR71	PDR70
Initial value :	0	0	0	0	0	0	0	0
R/W :	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

H'FFC8: Port Data Register 8 PDR8: I/O Port

Bit :	7	6	5	4	3	2	1	0
	PDR87	PDR86	PDR85	PDR84	PDR83	PDR82	PDR81	PDR80
Initial value :	0	0	0	0	0	0	0	0
R/W :	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

H'FFCD: Port Mode Register 0 PMR0: I/O Port

Bit :	7	6	5	4	3	2	1	0
	PMR07	PMR06	PMR05	PMR04	PMR03	PMR02	PMR01	PMR00
Initial value :	0	0	0	0	0	0	0	0
R/W :	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

P07/AN7 to P00/IRQ0 pin function select bits

0	P0n/ANn pin functions as P0n input port (initial value)
1	P0n/ANn pin functions as ANn input port

(n = 7 to 0)

H'FFCE: Port Mode Register 1 PMR1: I/O Port

Bit :	7	6	5	4	3	2	1	0
	PMR17	PMR16	PMR15	PMR14	PMR13	PMR12	PMR11	PMR10
Initial value :	0	0	0	0	0	0	0	0
R/W :	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

P15/IRQ5 to P10/IRQ0 pin function select bits

0	P1n/IRQn pin functions as P1n I/O port (Initial value)
1	P1n/IRQn pin functions as IRQn input port

(n = 5 to 0)


P16/IC pin function select bit

0	P16/IC pin functions as P16 I/O port (Initial value)
1	P16/IC pin functions as IC input port

P17/TMOW pin function select bit

0	P17/TMOW pin functions as P17 I/O port (initial value)
1	P17/TMOW pin functions as TMOW output port

H'FFD0: Port Mode Register 3 PMR3: I/O Port



H'FFD2: Port Control Register 2 PCR2: I/O Port

Bit	:	7	6	5	4	3	2	1	0
		PCR27	PCR26	PCR25	PCR24	PCR23	PCR22	PCR21	PCR20
Initial value	:	0	0	0	0	0	0	0	0
R/W	:	W	W	W	W	W	W	W	W

0	P2n pin functions as input port (Initial value)
1	P2n pin functions as output port

(n = 7 to 0)

H'FFD3: Port Control Register 3 PCR3: I/O Port

Bit	:	7	6	5	4	3	2	1	0
		PCR37	PCR36	PCR35	PCR34	PCR33	PCR32	PCR31	PCR30
Initial value	:	0	0	0	0	0	0	0	0
R/W	:	W	W	W	W	W	W	W	W

0	P3n pin functions as input port (Initial value)
1	P3n pin functions as output port

(n = 7 to 0)

H'FFD4: Port Control Register 4 PCR4: I/O Port

Bit	:	7	6	5	4	3	2	1	0
		PCR47	PCR46	PCR45	PCR44	PCR43	PCR42	PCR41	PCR40
Initial value	:	0	0	0	0	0	0	0	0
R/W	:	W	W	W	W	W	W	W	W

0	P4n pin functions as input port (Initial value)
1	P4n pin functions as output port

(n = 7 to 0)

H'FFD6: Port Control Register 6 PCR6: I/O Port

Bit	:	7	6	5	4	3	2	1	0
		PCR67	PCR66	PCR65	PCR64	PCR63	PCR62	PCR61	PCR60
Initial value	:	0	0	0	0	0	0	0	0
R/W	:	W	W	W	W	W	W	W	W

PMR6n	PCR6n	Description
0	0	P6n/RPn pin functions as P6n general purpose input port (Initial value)
	1	P6n/RPn pin functions as P6n general purpose output port
1	*	P6n/RPn pin functions as RPn realtime output port

Note: * Don't care. (n = 7 to 0)

H'FFD7: Port Control Register 7 PCR7: I/O Port

Bit	:	7	6	5	4	3	2	1	0
		PCR77	PCR76	PCR75	PCR74	PCR73	PCR72	PCR71	PCR70
Initial value	:	0	0	0	0	0	0	0	0
R/W	:	W	W	W	W	W	W	W	W

0	P7n pin functions as input port (Initial value)
1	P7n pin functions as output port

(n = 7 to 0)

H'FFD8: Port Control Register 8 PCR8: I/O Port

Bit	:	7	6	5	4	3	2	1	0
		PCR87	PCR86	PCR85	PCR84	PCR83	PCR82	PCR81	PCR80
Initial value	:	0	0	0	0	0	0	0	0
R/W	:	W	W	W	W	W	W	W	W

0	P8n pin functions as input port (Initial value)
1	P8n pin functions as output port

(n = 7 to 0)

H'FFD9: Port Mode Register A PMRA: I/O Port

Bit	:	7	6	5	4	3	2	1	0
		PMRA7	PMRA6	—	—	—	—	—	—
Initial value	:	0	0	1	1	1	1	1	1
R/W	:	R/W	R/W	—	—	—	—	—	—

Timer B event input edge switching

0	Timer B event input falling edge is detected. (Initial value)
1	Timer B event input rising edge is detected.

P67/RP7/TMBI pin switching

0	P67/RP7/TMBI pin functions as a P67/RP7 I/O pin. (Initial value)
1	P67/RP7/TMBI pin functions as a TMBI output pin.

H'FFDA: Port Mode Register B PMRB: I/O Port

Bit	:	7	6	5	4	3	2	1	0
		PMRB7	PMRB6	PMRB5	PMRB4	—	—	—	—
Initial value	:	0	0	0	0	1	1	1	1
R/W	:	R/W	R/W	R/W	R/W	—	—	—	—

P77/RPB to P74/RPB pin switching

0	P7n/RPm pin functions as a P7n I/O pin. (Initial value)
1	P7n/RPm pin functions as a RPm output pin.

(n = 7 to 4, m = B, A, 9, 8)

H'FFDB: Port Mode Register 4: PMR4: I/O Port

Bit	7	6	5	4	3	2	1	0
	PMR47	—	—	—	—	—	—	PMR40
Initial value	1	1	1	1	1	1	1	0
R/W	R/W	—	—	—	—	—	—	R/W

P40/PWM14 pin function select bit

0	P40/PWM14 pin functions as P40 I/O port (Initial value)
1	P40/PWM14 pin functions as PWM14 output port

P47/RPTRG pin function select bit

0	P47/RPTRG pin functions as P47 I/O port (Initial value)
1	P47/RPTRG pin functions as RPTRG I/O pin

H'FFDD: Port Mode Register 6 PMR6: I/O Port

Bit	7	6	5	4	3	2	1	0
	PMR67	PMR66	PMR65	PMR64	PMR63	PMR62	PMR61	PMR60
Initial value	0	0	0	0	0	0	0	0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

P67/RP7 to P60/RP0 pin function select bit

0	P6n/RPn pin functions as P6n I/O port (Initial value)
1	P6n/RPn pin functions as RPn output port

(n = 7 to 0)

H'FFDE: Port Mode Register 7 PMR7: I/O Port

Bit	7	6	5	4	3	2	1	0
	PMR77	PMR76	PMR75	PMR74	PMR73	PMR72	PMR71	PMR70
Initial value	0	0	0	0	0	0	0	0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

P77/PPG7 to P70/PPG0 pin function select bit

0	P7n/PPGn pin functions as P7n I/O port (Initial value)
1	P7n/PPGn pin functions as PPGn output port

(n = 7 to 0)

H'FFDF: Port Mode Register 8 PMR8: I/O Port

Bit	7	6	5	4	3	2	1	0
	PMR87	PMR86	PMR85	PMR84	PMR83	PMR82	PMR81	PMR80
Initial value	0	0	0	0	0	0	0	0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

P80/YCO pin function select bit

0	P80/YCO pin functions as P80 I/O pin (Initial value)
1	P80/YCO pin functions as YCO input pin

P81/EXCAP pin function select bit

0	P81/EXCAP pin functions as P81 I/O pin (Initial value)
1	P81/EXCAP pin functions as EXCAP input pin

P82/EXCTL pin function select bit

0	P82/EXCTL pin functions as P82 I/O pin (Initial value)
1	P82/EXCTL pin functions as EXCTL input pin

P83/C.Rotary pin function select bit

0	P83/C.Rotary pin functions as P83 I/O pin (Initial value)
1	P83/C.Rotary pin functions as C.Rotary output pin

P84/H.Amp.SW pin function select bit

0	P84/H.Amp SW pin functions as P84 I/O pin (Initial value)
1	P84/H.Amp SW pin functions as H.Amp SW output pin

P85/COMP pin function select bit

0	P85/COMP pin functions as P85 I/O pin (Initial value)
1	P85/COMP pin functions as COMP input pin


P86/EXTTRG pin function select bit

0	P86/EXTTRG pin functions as P86 I/O pin (Initial value)
1	P86/EXTTRG pin functions as EXTTRG input pin


P87/DPG pin function select bit

0	P87/DPG pin functions as P87 I/O pin (Initial value) (Drum control signals are input as an overlapped signal)
1	P87/DPG pin functions as a DPG input pin (Drum control signals are input as separate signal)

H'FFE0: Port Mode Register C PMRC: I/O Port



H'FFE1: Pull-Up MOS Select Register 1 PUR1: I/O Port



H'FFE2: Pull-Up MOS Select Register 2 PUR2: I/O Port

Bit	:	7	6	5	4	3	2	1	0
		PUR27	PUR26	PUR25	PUR24	PUR23	PUR22	PUR21	PUR20
Initial value	:	0	0	0	0	0	0	0	0
R/W	:	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

0	P2n pin has no pull-up MOS transistor (Initial value)
1	P2n pin has pull-up MOS transistor

(n = 7 to 0)

H'FFE3: Pull-Up MOS Select Register 3 PUR3: I/O Port

Bit	:	7	6	5	4	3	2	1	0
		PUR37	PUR36	PUR35	PUR34	PUR33	PUR32	PUR31	PUR30
Initial value	:	0	0	0	0	0	0	0	0
R/W	:	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

0	P3n pin has no pull-up MOS transistor (Initial value)
1	P3n pin has pull-up MOS transistor

(n = 7 to 0)

H'FFE4: Realtime Output Trigger Edge Select Register RTPEGR: I/O Port

Bit	:	7	6	5	4	3	2	1	0
		—	—	—	—	—	—	RTPEGR1	RTPEGR0
Initial value	:	1	1	1	1	1	1	0	0
R/W	:	—	—	—	—	—	—	R/W	R/W

Realtime output trigger edge select bit

RTPEGR1	RTPEGR0	Description
0	0	Trigger input is disabled (Initial value)
	1	Rising edge of trigger input is selected
1	0	Falling edge of trigger input is selected
	1	Rising and falling edges of trigger input is selected

H'FFE5: Realtime Output Trigger Select Register RTPSR: I/O Port

Bit	:	7	6	5	4	3	2	1	0
		RTPSR7	RTPSR6	RTPSR5	RTPSR4	RTPSR3	RTPSR2	RTPSR1	RTPSR0
Initial value	:	0	0	0	0	0	0	0	0
R/W	:	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

0	External trigger (RPTRG pin) input is selected (Initial value)
1	Internal trigger (HSW) input is selected

(n = 7 to 0)

H'FFE6: Realtime Output Trigger Select Register RTPSR2: I/O Port

Bit	:	7	6	5	4	3	2	1	0
		RTPSR27	RTPSR26	RTPSR25	RTPSR24	—	—	—	—
Initial value	:	0	0	0	0	1	1	1	1
R/W	:	R/W	R/W	R/W	R/W	—	—	—	—

0	External trigger RPTRG input is selected (Initial value)
1	Internal trigger HSW input is selected

H'FFE8: System Control Register SYSCR: System Control

Bit	:	7	6	5	4	3	2	1	0
		—	—	INTM1	INTM0	XRST	—	—	—
Initial value	:	0	0	0	0	1	0	0	1
R/W	:	—	—	R	R/W	R	—	—	—

External reset

0	Reset is generated by watchdog timer overflow
1	Reset is generated by external reset input

Interrupt control mode

INTM1	INTM0	Interrupt control mode	Interrupt control
0	0	0	Interrupt is controlled by I bit
	1	1	Interrupt is controlled by I and UI bits and ICR
1	0	2	Cannot be used in the H8S/2199 Series
	1	3	Cannot be used in the H8S/2199 Series

H'FFE9: Mode Control Register MDCR: System Control

Bit	:	7	6	5	4	3	2	1	0
		—	—	—	—	—	—	—	MDS0
Initial value	:	0	0	0	0	0	0	0	—*
R/W	:	—	—	—	—	—	—	—	R
									Mode select 0

Note: * Determined by MD0 pin.

H'FFEA: Standby Control Register SBYCR: System Control

Bit	:	7	6	5	4	3	2	1	0
		SSBY	STS2	STS1	STS0	—	—	SCK1	SCK0

Initial value : 0 0 0 0 0 0 0 0

R/W : R/W R/W R/W R/W — — R/W R/W

System clock select

SCK1	SCK0	System clock select
0	0	Bus master is in high-speed mode
	1	Medium-speed clock is $\phi/16$
1	0	Medium-speed clock is $\phi/32$
	1	Medium-speed clock is $\phi/64$

Standby timer select bits

STS2	STS1	STS0	Standby time
0	0	0	8192 states
		1	16384 states
	1	0	32768 states
		1	65536 states
1	0	0	131072 states
		1	262144 states
	1	*	Reserved

Note: *Don't care.

Software standby

0	Transition to sleep mode after execution of SLEEP instruction in high-speed mode or medium-speed mode Transition to subsleep mode after execution of SLEEP instruction in subactive mode
1	Transition to stadby mode, subactive mode, or watch mode after execution of SLEEP instruction in high-speed mode or medium-speed mode Transition to watch mode or high-speed mode after execution of SLEEP instruction in subactive mode

H'FFEB: Low-Power Control Register LPWRCR: System Control

Bit	7	6	5	4	3	2	1	0
	DTON	LSON	NESEL	—	—	—	SA1	SA0
Initial value	0	0	0	0	0	0	0	0
R/W	R/W	R/W	R/W	—	—	—	R/W	R/W

Subactive mode clock select

SA1	SA0	Subactive mode clock select
0	0	Operating clock of CPU is $\phi w/8$
0	1	Operating clock of CPU is $\phi w/4$
1	*	Operating clock of CPU is $\phi w/2$

Note: * Don't care.

Noise elimination sampling frequency select

0	Sampling at ϕ divided by 16
1	Sampling at ϕ divided by 4

Low-speed on flag


0	- When a SLEEP instruction is executed in high-speed mode or medium-speed mode, a transition is made to sleep mode, standby mode, or watch mode - When a SLEEP instruction is executed in subactive mode, a transition is made to watch mode, or directly to high-speed mode - After watch mode is cleared, a transition is made to high-speed mode
1	- When a SLEEP instruction is executed in high-speed mode a transition is made to watch mode, subactive mode, sleep mode or standby mode. - When a SLEEP instruction is executed in subactive mode, a transition is made to subsleep mode or watch mode. - After watch mode is cleared, a transition is made to subactive mode

Direct transfer on flag


0	- When a SLEEP instruction is executed in high-speed mode or medium-speed mode, a transition is made to sleep mode, standby mode, or watch mode - When a SLEEP instruction is executed in subactive mode, a transition is made to watch mode, or directly to high-speed mode
1	- When a SLEEP instruction is executed in high-speed mode or medium-speed mode, a transition is made directly to subactive mode*, or a transition is made to sleep mode or standby mode - When a SLEEP instruction is executed in subactive mode, a transition is made directly to high-speed mode, or a transition is made to subsleep mode

H'FFEC: Module Stop Control Register MSTPCRH: System Control

H'FFED: Module Stop Control Register MSTPCRL: System Control



H'FFEE: Serial Timer Control Register STCR: System Control



Note: * Refer to section 23.2.4, I²C Bus Mode Register (ICMR)

H'FFF0: IRQ Edge Select Register IEGR: Interrupt Controller

Bit	:	7	6	5	4	3	2	1	0
		—	IRQ5EG	IRQ4EG	IRQ3EG	IRQ2EG	IRQ1EG	IRQ0EG1	IRQ0EG2
Initial value	:	0	0	0	0	0	0	0	0
R/W	:	—	R/W	R/W	R/W	R/W	R/W	R/W	R/W

IRQ0 pin detected dege select bits

IRQ0EG1	IRQ0EG0	Description
0	0	Interrupt request generaed at falling edge of $\overline{\text{IRQ0}}$ pin input (Initial value)
0	1	Interrupt request generaed at rising edge of $\overline{\text{IRQ0}}$ pin input
1	*	Interrupt request generaed at bath falling and rising edge of $\overline{\text{IRQ0}}$ pin input

Note: * Don't care.

$\overline{\text{IRQ5}}$ to $\overline{\text{IRQ1}}$ pins detected edge select bits

0	Interrupt request generated at falling edge of $\overline{\text{IRQn}}$ pin input (Initial value)
1	Interrupt request generated at rising edge of $\overline{\text{IRQn}}$ pin input

(n = 5 to 1)

H'FFF1: IRQ Enable Register IENR: Interrupt Controller

Bit	:	7	6	5	4	3	2	1	0
		—	—	IRQ5E	IRQ4E	IRQ3E	IRQ2E	IRQ1E	IRQ0E
Initial value	:	0	0	0	0	0	0	0	0
R/W	:	—	—	R/W	R/W	R/W	R/W	R/W	R/W

IRQ5 to IRQ0 enable bits

0	IRQn interrupt is disabled (Initial value)
1	IRQn interrupt is enabled

(n = 5 to 0)

H'FFF2: IRQ Status Register IRQR: Interrupt Controller

Bit	:	7	6	5	4	3	2	1	0
		—	—	IRQ5F	IRQ4F	IRQ3F	IRQ2F	IRQ1F	IRQ0F
Initial value	:	0	0	0	0	0	0	0	0
R/W	:	—	—	R/(W)*	R/(W)*	R/(W)*	R/(W)*	R/(W)*	R/(W)*

IRQ5 to IRQ0 flag

0	[Clearing conditions] Cleared by reading IRQnF set to 1, then writing 0 in IRQnF When IRQn interrupt exception handling is executed	(Initial value)
1	[Setting conditions] (1) When a falling edge occurs in $\overline{\text{IRQn}}$ input while falling edge detection is set (IRQnEG = 0) (2) When a rising edge occurs in IRQn input while rising edge detection is set (IRQnEG = 0) (3) When a falling or rising edge occurs in IRQ0 input while both-edge detection is set (IRQ0EG1 = 1)	

(n = 5 to 0)

Note: * Only 0 can be written to clear the flag.

H'FFF3: Interrupt Control Register A ICRA: Interrupt Controller

H'FFF4: Interrupt Control Register B ICRB: Interrupt Controller

H'FFF5: Interrupt Control Register C ICRC: Interrupt Controller

H'FFF6: Interrupt Control Register D ICRD: Interrupt Controller


Bit	:	7	6	5	4	3	2	1	0
		ICR7	ICR6	ICR5	ICR4	ICR3	ICR2	ICR1	ICR0
Initial value	:	0	0	0	0	0	0	0	0
R/W	:	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Interrupt control level

0	Corresponding interrupt source is control level 0 (non-priority)	(Initial value)
1	Corresponding interrupt source is control level 1 (priority)	


(n = 7 to 0)

H'FFF8: Flash Memory Control Register 1 FLMCR1: FLASH ROM



Note: * Determined by the state of the FWE pin.

H'FFF9: Flash Memory Control Register 2 FLPCR2: FLASH ROM



H'FFFA: Erase Block Select Register 1 EBR1: FLASH ROM

Bit	:	7	6	5	4	3	2	1	0
		EB7	EB6	EB5	EB4	EB3	EB2	EB1	EB0
Initial value	:	0	0	0	0	0	0	0	0
R/W	:	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

H'FFFB: Erase Block Select Register 2 EBR2: FLASH ROM

Bit	:	7	6	5	4	3	2	1	0
		EB15	EB14	EB13	EB12	EB11	EB10	EB9	EB8
Initial value	:	0	0	0	0	0	0	0	0
R/W	:	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Appendix C Pin Circuit Diagrams

C.1 Pin Circuit Diagrams

Circuit diagrams for all pins except power supply pins are shown in table C.1.

Legend




Table C.1 Pin Circuit Diagrams



Pin Names	Circuit Diagram	Pin States		
		At Reset	Sleep Mode	Power-Down Modes Other Than Sleep Mode
P00/AN0 to P07/AN7	SCH3 to SCH0	Hi-Z	Retained	Hi-Z
AN8 to ANB	HCH1 AHCH0	Hi-Z	Retained	Hi-Z

Pin Names	Circuit Diagram	At Reset	Sleep Mode	Power-Down Modes Other Than Sleep Mode
P10/ $\overline{\text{IRQ0}}$ to P15/ $\overline{\text{IRQ5}}$ P16/ $\overline{\text{IC}}$	$n = 0 \text{ to } 6$	Hi-Z	Retained	Pull-up MOS: OFF Subactive mode: Functions Other modes: Hi-Z
P17/TMOW		Hi-Z	Retained	Pull-up MOS: OFF Subactive mode: Functions Other modes: Hi-Z
P20/SI1	RXE: Input control signal determined by SCR and SMR	Hi-Z	Retained	Pull-up MOS: OFF Subactive mode: Functions Other modes: Hi-Z
When SI1 is selected, pin input should be fixed high or low.				



Pin Names		Circuit Diagram	Pin States		
			At Reset	Sleep Mode	Power-Down Modes Other Than Sleep Mode
P23/SDA1 P24/SCL1 P25/SDA0 P26/SCL0		n = 3, 4, 5, 6 IICE = I²C bus enable signal	Hi-Z	Retained	Pull-up MOS: OFF Subactive mode: Functions Other modes: Hi-Z
As SDA and SCL always function, a high level or a low level should always be input to the pins.					
P27/SYNCI		RD SYNCI	Hi-Z	Retained	Pull-up MOS: OFF Subactive mode: Functions Other modes: Hi-Z
As SYNCI always functions, a high level or a low level should always be input to the pin.					

Pin States

Pin Names	Circuit Diagram	At Reset	Sleep Mode	Power-Down Modes Other Than Sleep Mode
P30/SV1 P31/SV2 P32/PWM0 P33/PWM1 P34/PWM2 P35/PWM3 P36/BUZZ P37/TMO	 OUT: P30/SV1: Servo monitor output P31/SV2: Servo monitor output P32/PWM0: 8 bit PWM0 output P33/PWM1: 8 bit PWM1 output P34/PWM2: 8 bit PWM2 output P35/PWM3: 8 bit PWM3 output P36/BUZZ: Timer J buzzer output P37/TMO: Timer J timer output	Hi-Z	Retained	Pull-up MOS: OFF Subactive mode: Functions Other modes: Hi-Z
P40/PWM14	 OUT PWM14	Hi-Z	Retained	Subactive mode: Functions Other modes: Hi-Z







Pin Names	Circuit Diagram	At Reset	Sleep Mode	Power-Down Modes Other Than Sleep Mode
P41/FTIA P42/PTIB P43/FTIC P44/FTID	IN = FTIA, FTIB, FTIC, FTID n = 1 to 4	Hi-Z	Retained	Subactive mode: Functions Other modes: Hi-Z
P45/FTOA P46/PTOB	OUT: P45/FTOA: Timer X1 output compare output FTOA P46/FTOB: Timer X1 output compare output FTOB TOE: Output control signal determined by TOCR n = 5, 6	Hi-Z	Retained	Subactive mode: Functions Other modes: Hi-Z

Pin Names	Circuit Diagram	At Reset	Mode	Mode
P47/RPTRG		Hi-Z	Retained	Subactive mode: Functions Other modes: Hi-Z
P60/RP0 to P65/RP5		Hi-Z	Retained	Subactive mode: Functions Other modes: Hi-Z
P66/RP6/ ADTRG		Hi-Z	Retained	Subactive mode: Functions Other modes: Hi-Z





Pin Names	Circuit Diagram	At Reset	Sleep Mode	Power-Down Modes Other Than Sleep Mode
P67/RP7/ TMBI		Hi-Z	Retained	Subactive mode: Functions Other modes: Hi-Z
P70/PPG0 to P73/PPG3		Hi-Z	Retained	Subactive mode: Functions Other modes: Hi-Z
P74/PPG4/ RP8 to P77/ PPG7/RP8		Hi-Z	Retained	Subactive mode: Functions Other modes: Hi-Z

Pin Names	Circuit Diagram	At Reset	Sleep Mode	Power-Down Modes Other Than Sleep Mode
P80/YCO		Hi-Z	Retained	Subactive mode: Functions Other modes: Hi-Z
P83/ C.Rotary/R P84/H.Amp SW/G	OUT1: C.Rotary, H.Amp SW OUT2: R, G n = 3, 4	Hi-Z	Retained	Subactive mode: Functions Other modes: Hi-Z
P82/EXCTL P86/ EXTTRG	IN = EXCTL, EXTTRG n = 2, 6	Hi-Z	Retained	Subactive mode: Functions Other modes: Hi-Z When EXCTL and EXTTRG are selected, pin input should be fixed high or low.

Pin States

Pin Names	Circuit Diagram	At Reset	Sleep Mode	Power-Down Modes Other Than Sleep Mode
RES		Low input	(High)	(High)
MD0				—
FWE				
CFG		—	—	—
DFG		Hi-Z	—	Hi-Z
DPG				
CTL (+)		—	—	—
CTL (-)				
CTLREF				
CTLBias				
CTLFB				
CTLAmp (O)				
CTLSMT (I)				

Note: * Connect a capacitor between CTLAmp (o), CTLSMT (I)

Pin Names	Circuit Diagram	Pin States		
		At Reset	Sleep Mode	Power-Down Modes Other Than Sleep Mode
X2	 Note: The resistance value is a reference value.	Oscillation	Oscillation	Oscillation
X1				
OSC2	 LPM	Oscillation	Oscillation	Low output
OSC1				
CVin1	 Sync tip 1.4V LPM	Hi-Z	Hi-Z	Hi-Z
CVout	 LPM	Hi-Z	Hi-Z	Hi-Z

		Pin States		
Pin Names	Circuit Diagram	At Reset	Sleep Mode	Power-Down Modes Other Than Sleep Mode
4/2fsc in		Oscillation	Oscillation	—
4/2fsc out				Low output (Oscillation stopped)
VLPF/Csync		Pin input should be fixed high or low		
Csync/ Hsync		Hi-Z	Hi-Z	Hi-Z
CVin2		Hi-Z	Hi-Z	Hi-Z

Pin Names	Circuit Diagram	Pin States		
		At Reset	Sleep Mode	Power-Down Modes Other Than Sleep Mode
AFCOSC		Oscillation	Oscillation	Hi-Z Oscillation stopped
AFCPC		$1/2 OV_{CC}$	$1/2 OV_{CC}$	—
AFCCLPF		Retained	Retained	—

Legend

RD: Read signal

RST: Reset signal

LPM: Power-down mode signal (1 in standby, watch, subactive, and subsleep modes)

Hi-Z: High impedance

SLEEP: Sleep mode signal

Note: Numbers given for resistance values, etc., are reference values.

Appendix D Port States in Each Processing State

D.1 Pin Circuit Diagrams

Table D.1 Port States Overview

Port	Reset	Active	Sleep	Standby	Watch	Subactive	Subsleep
P07 to P00	High imped- ance	High imped- ance	High imped- ance	High imped- ance	High imped- ance	High impedance	High impedance
P17 to P10	High imped- ance	Functions	Retained	High imped- ance	High imped- ance	Functions	Retained
P27 to P20	High imped- ance	Functions	Retained	High imped- ance	High imped- ance	Functions	Retained
P37 to P30	High imped- ance	Functions	Retained	High imped- ance	High imped- ance	Functions	Retained
P47 to P40	High imped- ance	Functions	Retained	High imped- ance	High imped- ance	Functions	Retained
P67 to P60	High imped- ance	Functions	Retained	High imped- ance	High imped- ance	Functions	Retained
P77 to P70	High imped- ance	Functions	Retained	High imped- ance	High imped- ance	Functions	Retained
P87 to P80	High imped- ance	Functions	Retained	High imped- ance	High imped- ance	Functions	Retained

Appendix E Usage Notes

E.1 Power Supply Rise and Fall Order

Figure E.1 shows the order in which the power supply pins rise when the chip is powered on, and the order in which they fall when the chip is powered down. If the power supply voltages cannot rise and fall simultaneously, power supply operations should be carried out in this order.

- At power-on, wait until the microcomputer section power supply (V_{CC}) has risen to the prescribed voltage, then raise the other analog power supplies.
- At power-down, drop the analog power supplies first, followed by the microcomputer section power supply (V_{CC}).

When powering up and down, the voltage applied to the pins should not exceed the respective power supply voltage.





Figure E.1 Power Supply Rise and Fall Order

In power-down modes (except sleep mode), the analog power supplies can be controlled at the V_{SS} level to reduce current dissipation. When the microcomputer section power supply (V_{CC}) is dropped to the backup voltage in a power-down mode, the order shown in figure E.2 should be followed. Make sure that the voltage applied to the pins does not exceed the respective power supply voltage.

The A/D converter power supply (AV_{CC}) should be set to the same potential as the microcomputer section power supply (V_{CC}). In all power-down modes except sleep mode, AV_{CC} is turned off inside the device. At this time, the AV_{CC} current dissipation is defined as AISTOP.



V_{CC} : Microcomputer section power supply voltage

AV_{CC} : A/D converter power supply voltage

SV_{CC} : Servo section power supply voltage

OV_{CC} : OSD Section power supply

V_{in} : Pin applied voltage

Figure E.2 Power Supply Control in Power-Down Modes

E.2 Sample External Circuits

Examples of external circuits for the servo section, and sync signal detection circuit are shown in figures E.3, E.4.

1. Servo Section

An example of the external circuit for the DRMPWM output and CAPPWM output pins is shown in figure E.3.




Figure E.3 Sample External Circuit for Servo Section

2. Sync Signal Detection Circuit Section in Servo Circuit

Figure E.4 shows an example of the external circuit for the sync signal detection circuit section in the servo circuit.




Figure E.4 Example of External Circuit for Sync Signal Detection Circuit Section

3. OSD

An example of the external circuit for the OSD is shown in figure E.5.

The circuit configuration and values for the filter section will vary according to the wiring capacitance, impedance, etc.

When designing the board, an appropriate filter should be configured, taking account of the wiring load. Noise prevention measures also need to be taken when designing the board.





Figure E.5 Example of External Circuit for OSD

4. Sync Separator and Data Slicer

Examples of the external circuits for the sync separator and data slicer are shown in figures E.6 to E.8.

The sync signal separation sources can be selected from the following three: (1) CVin2, (2) Csync, and (3) separate Hsync and Vsync signals. The external circuit configuration will vary depending on the separation source.

When the data slicer is used, CVin2 is recommended as the separation source. When Csync or Hsync and Vsync are selected as the source, connect to CVin2 the same external circuit as when CVin2 is selected as the separation source.



Note: Reference values are shown.
The board floating capacitance and wiring resistance must also be taken into consideration in determining the values.

**Figure E.6 Example of External Circuit for Sync Separator and Data Slicer
((1) Separation from C.Vin2)**





**Figure E.7 Example of External Circuit for Sync Separator and Data Slicer
(2) Separation from Csync)**



Note: Reference values are shown.
The board floating capacitance and wiring resistance must also be taken into consideration in determining the values.

**Figure E.8 Example of External Circuit for Sync Separator and Data Slicer
(3) Separation from Hsync and Vsync)**

E.3 Handling of Pins When OSD Is Not Used

Table E.2 shows the handling of pins when the OSD, sync separator, or data slicer is not used.

Table E.2 Handling of Pins When OSD Is Not Used

Conditions		Pin Handling				
Module used or not used	OSD	Used	Not used	Not used	Not used	Not used
	Data slicer	Not used	Used	Not used	Not used	Not used
	Sync separator	Used	Used	Used	Not used	Not used
Pins	OSDV _{cc}	V _{cc}	V _{cc}	V _{cc}	V _{cc}	V _{ss}
	OSDV _{ss}	V _{ss}	V _{ss}	V _{ss}	V _{ss}	V _{ss}
	Csync/Hsync	Csync/Hsync	Csync/Hsync	Csync/Hsync	10 kΩ to V _{ss}	V _{ss}
	VLPF/Vsync	VLPF/Vsync	VLPF/Vsync	VLPF/Vsync	10 kΩ to V _{ss}	V _{ss}
	AFCOSC	AFCOSC	AFCOSC	AFCOSC	10 kΩ to V _{ss}	V _{ss}
	AFCPC	AFCPC	AFCPC	AFCPC	OPEN	V _{ss}
	AFCLPF	AFCLPF	AFCLPF	AFCLPF	10 kΩ to V _{ss}	V _{ss}
	CVin1	CVin1	10 kΩ to V _{ss}	10 kΩ to V _{ss}	10 kΩ to V _{ss}	V _{ss}
	CVout	CVout	OPEN	OPEN	OPEN	V _{ss}
	4fsc in	4fsc in	V _{ss}	V _{ss}	V _{ss}	V _{ss}
	4fsc out	4fsc out	OPEN	OPEN	OPEN	OPEN
	CVin2	CVin2 or 10 kΩ to V _{ss}	CVin2 or 10 kΩ to V _{ss}	CVin2 or 10 kΩ to V _{ss}	10 kΩ to V _{ss}	V _{ss}
Note		—	—	—	—	The registers in the OSD, sync separator, and data slicer must not be accessed.

Table E.3 Pin Handling When Using OSD and Sync Separation, and Not Using CVin1 and CVin2

Conditions		Pin Handling
Module used or not used	OSD	Used
	Sync separator	Used
Unused pins	CVin1	10 K Ω to OVcc
	CVin2	10 K Ω to OVcc

Appendix F Product Lineup


Table F.1 Product Lineup of H8S/2199 Series

Product Type			Product Code	Mark Code	Package (Hitachi Package Code)
H8S/2199 Series	H8S/2199	Mask ROM version	HD6432199	HD6432199 (***)F	112-pin FP (FP-112)
		F-ZTAT version	HD64F2199	HD64F2199F	112-pin FP (FP-112)
	H8S/2198	Mask ROM version	HD6432198	HD6432198 (***)F	112-pin FP (FP-112)
	H8S/2197	Mask ROM version	HD6432197	HD6432197 (***)F	112-pin FP (FP-112)
	H8S/2196	Mask ROM version	HD6432196	HD6432196 (***)F	112-pin FP (FP-112)

Note: (**) is the ROM code.

Appendix G Package Dimensions

Unit: mm



Hitachi Code	FP-112
JEDEC	—
EIAJ	Conforms
Weight (reference value)	2.4 g

Figure G.1 Package Dimensions (FP-112)

H8S/2199 Series, H8S/2199F-ZTAT™ Hardware Manual

Publication Date: 1st Edition, September 1999

Published by: Electronic Devices Sales & Marketing Group
Semiconductor & Integrated Circuits
Hitachi, Ltd.

Edited by: Technical Documentation Group
UL Media Co., Ltd.

Copyright © Hitachi, Ltd., 1999. All rights reserved. Printed in Japan.