

AN6591FJM

Transmission / reception, single chip PLL IC for PHS, cordless telephone

Overview

AN6591FJM is a single chip IC optimum for PHS, and a quadrature modulator, reception IF and PLL are integrated in it.


As this IC is housed in a QFN package (quad flat non-leaded PKG), realization of compact equipment through this super-small package is possible.

Features

- Transmission and reception PLL block on a single chip
- Transmission block: A quadrature modulator, a phase shifter APC (auto power control) and an up-converter
- Reception block: A down-mixer (to 300 MHz), an IF amplifier and an RSSI circuit
- PLL block: PLLs for 1st and 2nd local oscillators.
- 6 mm × 6 mm small package

Applications

- PHS, digital cordless telephone, etc.





■ Pin Descriptions

Pin No.	Symbol	Description	Pin No.	Symbol	Description
1	RXXMIN	RX mix. in	23	N.C.	—
2	RXLOIN	RX local in	24	N.C.	—
3	V _{CC2}	V _{CC} mix.	25	N.C.	—
4	MXO	Mix. out	26	V _{CC}	V _{CC} 2nd CMOS
5	LMDEC1	Lim. decouple1	27	CP2	2nd charge pump out
6	LMIN	Lim. in	28	PSIF	2nd power save in
7	LMDEC2	Lim. decouple2	29	PSRF	1st power save in
8	V _{CC2}	V _{CC} lim.	30	Ref.	Reference in
9	LMO	Lim. out	31	LD	Lock detect out
10	TXLO2	TX local2 in	32	Clock	Clock in
11	RSO	RSSI out	33	Data	Serial data in
12	GND	GND	34	STROBE	Strobe in
13	Q-in	Q-input	35	GND	GND 1st / 2nd CMOS
14	$\overline{Q}$ -in	$\overline{Q}$ -input	36	CP1	1st charge pump out
15	I-in	I-input	37	V _{CC}	V _{CC} 1st CMOS
16	$\overline{I}$ -in	$\overline{I}$ -input	38	RFIN	1st prescaler in
17	V _{CC1}	V _{CC} TX mod.	39	TXLO1	TX local 1
18	GNDM	GND TX mod.	40	TXLO1R	TX local 1ref.
19	IFIN	2nd prescaler in	41	APC / BS	APC / BS
20	N.C.	—	42	V _{CC1}	V _{CC} TX out
21	GND2	GND 2nd CMOS	43	TXO	TX output
22	V _{CC}	V _{CC} 1st 2nd BIP	44	GNDO	GND TX out

■ Absolute Maximum Ratings

Parameter	Symbol	Rating	Unit
Supply voltage	V _{CC} V _{CC1} V _{CC2}	3.5	V
Supply current *2	I _{CC}	54	mA
Power dissipation *2	P _D	194	mW
Operating ambient temperature *1	T _{opr}	−20 to +70	°C
Storage temperature *1	T _{stg}	−55 to +125	°C

Note) *1: Except for the operating ambient temperature and storage temperature, all ratings are for T_a = 25°C.

*2: The above power dissipation P_D shows the power dissipation of the package without heat sink. Refer to "■ Technical Data" when mounting this IC to a PCB and check that the IC will operate within the package power dissipation range.

■ Recommended Operating Range

Parameter	Symbol	Range	Unit
Supply voltage	V _{CC} , V _{CC1} , V _{CC2}	2.7 to 3.3	V

■ Electrical Characteristics at $T_a = 25^\circ\text{C}$

Parameter	Symbol	Test circuit	Conditions	Min	Typ	Max	Unit
Current consumption (reception)	$I_{\text{CCR}}X$	2	No signal input	—	5.3	6.8	mA
Mix. conversion gain	G_{MX}	1	$V_{\text{MI}} = 70 \text{ dB}\mu$ Filter loss excluded.	13	16	19	dB
Mix. max. output level	V_{MX}	1	$V_{\text{MI}} = 105 \text{ dB}\mu$ Filter loss excluded.	105	110	—	dB μ
Lim. voltage gain	G_{LM}	1	$V_{\text{MI}} = 20 \text{ dB}\mu$	63	68	73	dB
Lim. max. output amplitude	V_{LM}	1	$V_{\text{LI}} = 80 \text{ dB}\mu$	350	400	—	mV[p-p]
RSSI output voltage (1)	$V_S(1)$	1	V_{LI} : No signal input	0	0.2	0.5	V
RSSI output voltage (2)	$V_S(2)$	1	$V_{\text{LI}} = 115 \text{ dB}\mu$	1.60	1.80	—	V
Change in RSSI output	D_S	1	$V_S(V_{\text{IS}}) = V_S(1) + 0.15 \text{ V}$ $D_S(1) = V_S(V_{\text{IS}} + 65 \text{ dB}\mu) - V_S(V_{\text{IS}})$	1.0	1.25	1.5	V
Gradient of RSSI output	$\Delta D_{S(n)}$	1	$\Delta D_S(n) = 5(V_S(V_{\text{IS}} + n13 \text{ dB}\mu) - V_S(V_{\text{IS}} + (n-1)13 \text{ dB}\mu)) / D_S(1)$ $n = 1 \text{ to } 5$	0.75	1.0	1.25	—
Current consumption (transmission)	$I_{\text{CCT}}X$	1	Lo1 = 233.15 MHz, -10 dBm Lo2 = 1 672.5 MHz, -10 dBm $V_{\text{APC}} = 2.75 \text{ V}$	—	28	37	mA
Sleep current in transmission	ISL	2	No signal input, $V_{\text{APC}} = 0 \text{ V}$	—	0	10	μA
Transmission output level 1 *	P01	1	Lo1 = 233.15 MHz, -10 dBm Lo2 = 1 660 MHz, -10 dBm, $V_{\text{APC}} = 2.2 \text{ V}$	-13	-9	—	dBm
Transmission output level 2 *	P02	1	Lo1 = 233.15 MHz, -10 dBm Lo2 = 1 687 MHz, -10 dBm, $V_{\text{APC}} = 2.2 \text{ V}$	-13	-9	—	dBm
Image leakage suppression	IL1	1	Lo1 = 233.15 MHz, -10 dBm Lo2 = 1 672.5 MHz, -10 dBm $V_{\text{APC}} = 2.75 \text{ V}$, I / Q: No level adjusted	—	-35	-30	dBc
$f_{\text{LO1}} + f_{\text{LO2}}$ leakage suppression	CL	1	Lo1 = 233.15 MHz, -10 dBm Lo2 = 1 672.5 MHz, -10 dBm $V_{\text{APC}} = 2.75 \text{ V}$, I / Q: DC offset adjusted	—	-35	-30	dBc
Proximity spurious suppression	DU	1	Lo1 = 233.15 MHz, -10 dBm Lo2 = 1 672.5 MHz, -10 dBm Make V_{APC} adjustments so that the Po value will be -13 dBm.	—	-55	-51	dBc

Note) 1. Unless otherwise specified, at reception: $V_{\text{CC2}} = 3.0 \text{ V}$, $V_{\text{LO3}} = -10 \text{ dBm}$, $f = 233.15 \text{ MHz}$, V_{MI} : $f = 243.95 \text{ MHz}$, SW1 = a, V_{LI} : $f = 10.8 \text{ MHz}$ (The input level of pin 6, except the signal attenuation at the matching circuit and filter circuit.)

The V_{MO} and V_{LO} values are at high impedance. (V_{LM} shall be measured at probe load conditions of 27 pF and 1 M Ω .)

2. The V_{IS} is the input level V_{LI} where the RSSI output voltage is $V_S(1) + 0.15 \text{ V}$. At transmission: $V_{\text{CC1}} = 3.0 \text{ V}$, I / Q signal amplitude: 0.5 V[p-p] in both phases, DC bias: 1.5 V, SW1: a

I_{CCTX} , IL1, CL: $\pi / 4$ QPSK-modulated wave, P01, P02, DU: PN9-level-modulated wave

I / Q signal input condition: Make an amplitude adjustment of $\pi / 4$ QPSK modulation signal 0000 to 0.5 V[p-p] with an oscilloscope and change the signal wave to a PN9-level continuous wave.

Spectrum analyzer setting conditions for transmission output level measurement: SPAN = 2 MHz, RBW = 3 MHz, VBW = 3 MHz, SWPT = 5 s Det.: Pose. peak

*: P01 output frequency: 1 893.15 MHz, P02 output frequency: 1 920.15 MHz

■ Electrical Characteristics at T_a = 25°C (continued)

Parameter	Symbol	Test circuit	Conditions	Min	Typ	Max	Unit
Current consumption 1 (PLL)	I _{CC1}	1	1st PLL and 2nd PLL blocks are simultaneously turned on.	3.7	5.4	7.0	mA
Current consumption 2 (PLL)	I _{CC2}	1	1st PLL block is turned on while the 2nd PLL block is turned off.	3.0	4.4	5.7	mA
Current consumption 3 (PLL)	I _{CC3}	1	1st PLL block is turned off while the 2nd PLL block is turned on.	1.2	1.7	2.2	mA
Current consumption 4 (PLL)	I _{CC4}	1	Power save mode	—	0	10	μA
1st RF input level	V _{RFIN}	1	f _{RFIN} = 1 500 MHz to 1 800 MHz	−15	—	−2	dBm
2nd IF input level	V _{IFIN}	1	f _{IFIN} = 120 MHz to 300 MHz	−10	—	+6	dBm
Reference signal input level	V _{REFIN}	1	f _{REFIN} = 10 MHz to 25 MHz	0.2	—	1.2	V[p-p]

Note) Unless otherwise specified, V_{CC} is 3.0 V and reference signal input level V_{REFIN} is 0.6 V[p-p] at f_{REFIN} = 19.2 MHz.

• Design reference data

Note) The characteristics listed below are theoretical values based on the IC design and are not guaranteed.

Parameter	Symbol	Test circuit	Conditions	Min	Typ	Max	Unit
1st local leakage suppression	CL1	1	Lo1 = 233.15 MHz, −10 dBm Lo2 = 1 672.5 MHz, −10 dBm V _{APC} = 2.75 V	—	−25	−20	dBc
2nd local leakage suppression	CL2	1	Lo1 = 233.15 MHz, −10 dBm Lo2 = 1 672.5 MHz, −10 dBm V _{APC} = 2.75 V	—	−15	−10	dBc
In-band output level deviation	ΔP	1	Lo1 = 233.15 MHz, −10 dBm Lo2 = 1 660 MHz to 1 687 MHz, −10 dBm, V _{APC} = 2.2 V	—	—	1.0	dB
Adjacent channel leakage power suppression (600 kHz detuning)	BL1	1	Lo1 = 233.15 MHz, −10 dBm Lo2 = 1 672.5 MHz, −10 dBm V _{APC} = 2.75 V	—	−60	—	dBc
Modulation accuracy	EVM	1	Lo1 = 233.15 MHz, −10 dBm Lo2 = 1 672.5 MHz, −10 dBm V _{APC} = 2.2 V	—	3	5	%[rms]
Min. output level	Pmin	1	Lo1 = 233.15 MHz, −10 dBm Lo2 = 1 672.5 MHz, −10 dBm V _{APC} = 1.0 V	—	−30	−25	dBm
RF + 233.15 MHz leakage suppression	IIL	1	Lo1 = 233.15 MHz, −10 dBm Lo2 = 1 672.5 MHz, −10 dBm V _{APC} = 2.75 V	—	−36	—	dBc
Mixer output resistance	Rmix	2	No signal input	—	330	—	Ω

Note) Unless otherwise specified, V_{CC} = V_{CC1} = V_{CC2} = 3.0 V

I / Q signal: 0.5 V[p-p] in both phases, DC bias: 1.5 V

CL1, CL2, |ΔP|, BL1, EVM, Pmin, IIL : PN9-level modulated wave.

■ Electrical Characteristics at T_a = 25°C (continued)

• Design reference data (continued)

Note) The characteristics listed below are theoretical values based on the IC design and are not guaranteed.

Parameter	Symbol	Test circuit	Conditions	Min	Typ	Max	Unit
High-level input voltage	V _{IH}	2		2.4	—	—	V
Low-level input voltage	V _{IL}	2		—	—	0.6	V
High-level output voltage	V _{OH}	2		2.4	—	—	V
Low-level output voltage	V _{OL}	2		—	—	0.6	V
High-level input current 1	I _{IH1}	2	V _{IH} of 3.0 V applied	—	0	10	μA
Low-level input current 1	I _{IL1}	2	V _{IL} of 0 V applied	—	0	10	μA
High-level input current 2	I _{IH2}	2	V _{IH} of 3.0 V applied	—	0	10	μA
Low-level input current 2	I _{IL2}	2	V _{IL} of 0 V applied	—	0	10	μA
High-level output current 1 / 2 (High power)	I _{OH1H,2H}	2	High power with V _{OH} of 2.4 V applied.	−3.2	−2.6	−1.9	mA
Low-level output current 1 / 2 (High power)	I _{OL1H,2H}	2	High power with V _{OL} of 0.6 V applied.	2.8	3.5	4.4	mA
High-level output current 1 / 2 (Low power)	I _{OH1L,2L}	2	Low power with V _{OH} of 2.4 V applied.	−0.74	−0.6	−0.46	mA
Low-level output current 1 / 2 (Low power)	I _{OL1L,2L}	2	Low power with V _{OL} of 0.6 V applied.	0.53	0.7	0.87	mA
Output leakage current	I _{OZ}	2	V _{OZ} of 0 V / 3.0 V applied	−1	0	1	μA
High-level output current 3	I _{OH3L}	2	V _{OH} of 2.4 V applied	−3.6	−2.6	−1.5	mA
Low-level output current 3	I _{OL3L}	2	V _{OL} of 0.6 V applied	1.9	3.3	4.6	mA
Lockup time (1st)	rockt1	1	1st PLL block and 2nd PLL block are simultaneously turned on for all channels with RX-to-TX and TX-to-RX burst.	—	—	600	μs
Lockup time (2nd)	rockt2	1	1st PLL block and 2nd PLL block are simultaneously turned on intermittently (during PS triggering)	—	—	600	μs
1st spurious ±50 kHz	Lspu1	1	1st PLL block and 2nd PLL block are simultaneously turned on. L-channel to H-channel	—	—	−40	dBc
1st proximity C / N	Lspu2	1	1st PLL block and 2nd PLL block are simultaneously turned on. df = 1 kHz, L-channel to H-channel	—	—	−70	dBc / Hz
1st reference leakage	Lspu3	1	1st PLL block and 2nd PLL block are simultaneously turned on. df = 600 kHz, BW192 kHz	—	—	−67	dBc

Note) Unless otherwise specified, V_{CC} is 3.0 V and reference signal input level V_{REFIN} is 0.6 V[p-p] at f_{REFIN} of 19.2 MHz.

■ Electrical Characteristics at $T_a = 25^\circ\text{C}$ (continued)


- Design reference data (continued)

Note) The characteristics listed below are theoretical values based on the IC design and are not guaranteed.

Parameter	Symbol	Test circuit	Conditions	Min	Typ	Max	Unit
2nd reference leakage ± 50 kHz	Lspu4	1	1st PLL block and 2nd PLL block are simultaneously turned on. RW 1 kHz, VW 1 kHz	—	—	-40	dBc
2nd proximity C / N	Lspu5	1	1st PLL block and 2nd PLL block are simultaneously turned on. df = 1 kHz	—	—	-76	dBc / Hz


Note) Unless otherwise specified, V_{CC} is 3.0 V and reference signal input level V_{REFIN} is 0.6 V[p-p] at f_{REFIN} of 19.2 MHz.

1. Test circuit 1



■ Electrical Characteristics at $T_a = 25^\circ\text{C}$ (continued)

2. Test circuit 2






Terminal Equivalent Circuits

Pin No.	Equivalent circuit	Description	I / O
1		RXMIXIN: Reception mixer input pin with an input impedance of approx. 16 k Ω .	I
2		RXLOIN: Local input pin.	I
3	—	V _{CC2} : Mixer power supply pin.	—
4		MXO: Mixer output pin.	O
5		LMDEC1, 2: Coupling pin for limiter amplifier feed-back. Ground this pin through an external capacitor.	—
6		LMIN: Limiter amplifier input pin with an input impedance of approx. 330 Ω .	I
7			
8	—	V _{CC2} : Pin to provide power supply to the limiter amplifier and RSSI.	—
9		LMO: Limiter amplifier output pin.	O

■ Terminal Equivalent Circuits (continued)

Pin No.	Equivalent circuit	Description	I / O				
10		TXLO2: Quadrature modulator local input pin	I				
11		RSO: RSSI output pin with DC output according to the input signal level of the limiter amplifier.	O				
12	—	GNDR: Ground pin.	—				
13		Q-in: Q signal input pin with the following relationship between the input DC bias and amplitude.	I				
14		<table><tr><th>DC bias (V)</th><th>Amplitude V[p-p]</th></tr><tr><td>1.5</td><td>0.5 (Both phases)</td></tr></table> Q̄-in: Q̄ signal input pin with the following relationship between the input DC bias and amplitude.	DC bias (V)	Amplitude V[p-p]	1.5	0.5 (Both phases)	I
DC bias (V)	Amplitude V[p-p]						
1.5	0.5 (Both phases)						
15		I-in: I signal input pin with the following relationship between the input DC bias and amplitude.	I				
16		<table><tr><th>DC bias (V)</th><th>Amplitude V[p-p]</th></tr><tr><td>1.5</td><td>0.5 (Both phases)</td></tr></table> Ī-in: Ī signal input pin with the following relationship between the input DC bias and amplitude.	DC bias (V)	Amplitude V[p-p]	1.5	0.5 (Both phases)	I
DC bias (V)	Amplitude V[p-p]						
1.5	0.5 (Both phases)						
		<table><tr><th>DC bias (V)</th><th>Amplitude V[p-p]</th></tr><tr><td>1.5</td><td>0.5 (Both phases)</td></tr></table>	DC bias (V)	Amplitude V[p-p]	1.5	0.5 (Both phases)	
DC bias (V)	Amplitude V[p-p]						
1.5	0.5 (Both phases)						

■ Terminal Equivalent Circuits (continued)

Pin No.	Equivalent circuit	Description	I / O
17	—	V_{CC1} : Pin to provide supply voltage to the quadrature modulator. The pin is connected to the built-in band gap regulator, thus providing stable bias voltage without being affected by V_{CC} or temperature changes as much as possible.	I
18	—	GNDM: Ground pin for the quadrature modulator. Keep the grounding surface wide to lower the impedance.	—
19		2nd prescaler in: 2nd PLL prescaler input pin.	I
21	—	GND 2nd CMOS: Ground pin for the 2nd PLL.	—
22	—	V_{CC} : Bip power supply pin for the PLL.	—
26	—	V_{CC} : 2nd CMOS power supply pin for the PLL.	—
27		2nd chargepump out: 2nd PLL charge pump output pin.	O
28 29		28: 2nd power save in: 29: 1st power save in: 2nd PLL and 1st PLL power save control input pins.	I
30		Reference in: Reference signal input pin.	I

■ Terminal Equivalent Circuits (continued)

Pin No.	Equivalent circuit	Description	I / O
31		Lock detect out: Lock detection output pin.	O
32		32: Clock in: Clock input pin.	I
33		33: Serial data in: Data input pin.	
34		34: Strobe in: Strobe input pin.	
35	—	GND 1st / 2nd CMOS: 1st and 2nd PLL ground pin.	—
36		1st charge pump out: 1st PLL charge pump output pin.	O
37	—	V _{CC} : 1st PLL CMOS power supply pin.	—
38		1st prescaler in: 1st PLL prescaler input pin.	I
39		TX LO1: Local input pin for the up-mixer. The use of an external balancer is recommended to apply balanced input.	I
40		TX LO1R: Local input pin for the up-mixer. The use of an external balancer is recommended to apply balanced input.	I

■ Terminal Equivalent Circuits (continued)

Pin No.	Equivalent circuit	Description	I / O
41			

■ Technical Data

1. Serial data interface specifications

Carrier data is transferred in 23-bit serial data transfer. The serial data is set at the clock falling edge and latched onto the synthesizer at the clock rising edge. It is necessary to input a single STROBE pulse when the 23-bit serial data transfer is completed.

1) Serial interface of 1st synthesizer

1st synthesizer serial data input format

MSB											LSB											
N10	N9	N8	N7	N6	N5	N4	N3	N2	N1	N0	A6	A5	A4	A3	A2	A1	A0	PD	P	TC	C1	C0
X	X	X	TO	X	R13	R12	R11	R10	R9	R8	R7	R6	R5	R4	R3	R2	R1	R0	T1	T0	C1	C0

←N data input direction

$$f_{out} = (P \times N + A) \times f_{in} / R$$

Possible set range: 1st A = 0 to 127 or 63, N = 5 to 2047 (N > A)
R = 5 to 16383

X: don't care

(1) Control bit

C0	C1	
1	0	1st synthesizer R counter frequency dividing ratio setting
1	1	1st synthesizer A / N counter frequency dividing ratio setting

(2) Test contents


	T0	T1
2nd synthesizer R counter output	0	0
2nd synthesizer N counter output	0	1
1st synthesizer R counter output	1	0
1st synthesizer N counter output	1	1

(3) Data contents

	PD Phase comparator polarity selection	P Prescaler frequency dividing ratio	TC Counter test mode setting	TO Output pin test
0	negative	128 / 129	LD output	normal
1	positive	64 / 65	Counter output	test

2) Serial transfer timing

Timing chart



■ Technical Data (continued)

2. 2nd synthesizer frequency dividing ratio

Set frequency (frequency dividing ratio) $f_{\text{out}2} = 233.15 \text{ MHz}$, $f_r = 50 \text{ kHz}$, ($P = 16$, $N = 291$, $A = 7$, $R = 384$ fixed)

Reference frequency $f_{\text{REFIN}} = 19.2 \text{ MHz}$

MSB

LSB

N10	N9	N8	N7	N6	N5	N4	N3	N2	N1	N0	X	X	X	A3	A2	A1	A0	PD	P	X
0	0	1	0	0	1	0	0	0	1	1	0	0	0	0	1	1	1	1	0	0

X	X	X	X	X	R13	R12	R11	R10	R9	R8	R7	R6	R5	R4	R3	R2	R1	R0	X	X
0	0	0	0	0	0	0	0	0	0	1	1	0	0	0	0	0	0	0	0	0

X: don't care

3. Unlock detection and LD output specifications

- 1) The AND of the LD signal (2) of the 1st synthesizer block and the LD signal (3) of the 2nd synthesizer block is output.

- 2) 1st synthesizer block

When the synthesizer block is locked, the LD output level will be high. When the synthesizer block is unlocked, the LD output level will be low. The detection time is $3.3 \mu\text{s}$. As for the precision of detection, unlock output turns on if the divided frequency output of the circuit is $(52 \times 4) \text{ ns}$ slower or faster than it should be at the frequency f_{ref} of 300 kHz . The lock signal is output in power save mode.

- 3) 2nd synthesizer block

When the synthesizer block is locked, the LD output level will be high. When the synthesizer block is unlocked, the LD output level will be low. The detection time is $20 \mu\text{s}$. As for the precision of detection, unlock output turns on if the divided frequency output of the circuit is $(52 \times 4) \text{ ns}$ slower or faster than it should be at the frequency f_{ref} of 50 kHz . The lock signal is output in power save mode.


1st synthesizer	2nd synthesizer	LD output
Lock or power save mode	Lock or power save mode	High
Unlock	Lock or power save mode	Low
Lock or power save mode	Unlock	Low
Unlock	Unlock	Low

4. Other specifications

- 1) Clock, Data, and STROBE all are high-active logics.
- 2) When the IC is turned on, set the IC to power save mode by setting both PS1 and PS2 to low-level. After serial data is input, set the IC to operating mode by setting both PS1 and PS2 to high-level.

■ Technical Data (continued)


3. TX-RX burst / intermittent reception lockup time



Unless otherwise specified, $V_{CC} = 3.0\text{ V}$, and $f_{REF} = 19.2\text{ MHz}$.


The lockup time means converging time into ± 1 kHz.

1) Test circuit




2) Serial control timing

(1) At TX-RX burst



(2) At intermittent reception



■ Technical Data (continued)

4. Oscillator frequency by channel (f_{RFIN})


ch	$f_{\text{RFIN}} <\text{TX}> \text{ (MHz)}$	$f_{\text{RFIN}} <\text{RX}> \text{ (MHz)}$	ch	$f_{\text{RFIN}} <\text{TX}> \text{ (MHz)}$	$f_{\text{RFIN}} <\text{RX}> \text{ (MHz)}$
251	1 660.5	1 649.7	31	1 671.0	1 660.2
252	1 660.8	1 650.0	32	1 671.3	1 660.5
253	1 666.1	1 650.3	33	1 671.6	1 660.8
254	1 666.4	1 650.6	34	1 671.9	1 661.1
255	1 666.7	1 650.9	35	1 672.2	1 661.4
1	1 662.0	1 651.2	36	1 672.5	1 661.7
2	1 662.3	1 651.5	37	1 672.8	1 662.0
3	1 662.6	1 651.8	38	1 673.1	1 662.3
4	1 662.9	1 652.1	39	1 673.4	1 662.6
5	1 663.2	1 652.4	40	1 673.7	1 662.9
6	1 663.5	1 652.7	41	1 674.0	1 663.2
7	1 663.8	1 653.0	42	1 674.3	1 663.5
8	1 664.1	1 653.3	43	1 674.6	1 663.8
9	1 664.4	1 653.6	44	1 674.9	1 664.1
10	1 664.7	1 653.9	45	1 675.2	1 664.4
11	1 665.0	1 654.2	46	1 675.5	1 664.7
12	1 665.3	1 654.5	47	1 675.8	1 665.0
13	1 665.6	1 654.8	48	1 676.1	1 665.3
14	1 665.9	1 655.1	49	1 676.4	1 665.6
15	1 666.2	1 655.4	50	1 676.7	1 665.9
16	1 666.5	1 655.7	51	1 677.0	1 666.2
17	1 666.8	1 656.0	52	1 677.3	1 666.5
18	1 667.1	1 656.3	53	1 677.6	1 666.8
19	1 667.4	1 656.6	54	1 677.9	1 667.1
20	1 667.7	1 656.9	55	1 678.2	1 667.4
21	1 668.0	1 657.2	56	1 678.5	1 667.7
22	1 668.3	1 657.5	57	1 678.8	1 668.0
23	1 668.6	1 657.8	58	1 679.1	1 668.3
24	1 668.9	1 658.1	59	1 679.4	1 668.6
25	1 669.2	1 658.4	60	1 679.7	1 668.9
26	1 669.5	1 658.7	61	1 680.0	1 669.2
27	1 669.8	1 659.0	62	1 680.3	1 669.5
28	1 670.1	1 659.3	63	1 680.6	1 669.8
29	1 670.4	1 659.6	64	1 680.9	1 670.1
30	1 670.7	1 659.9	65	1 681.2	1 670.4

■ Technical Data (continued)

4. Oscillator frequency by channel (f_{RFIN}) (continued)





ch	$f_{\text{RFIN}} <\text{TX}> \text{ (MHz)}$	$f_{\text{RFIN}} <\text{RX}> \text{ (MHz)}$	ch	$f_{\text{RFIN}} <\text{TX}> \text{ (MHz)}$	$f_{\text{RFIN}} <\text{RX}> \text{ (MHz)}$
66	1 681.5	1 670.7	77	1 684.8	1 674.0
67	1 681.8	1 671.0	78	1 685.1	1 674.3
68	1 682.1	1 671.3	79	1 685.4	1 674.6
69	1 682.4	1 671.6	80	1 685.7	1 674.9
70	1 682.7	1 671.9	81	1 686.0	1 675.2
71	1 683.0	1 672.2	82	1 686.3	1 675.5
72	1 683.3	1 672.5	max.	1 686.3	1 649.7
73	1 683.6	1 672.8		(1st)	(2nd)
74	1 683.9	1 673.1	Inter- mittent	1 662.6	233.15
75	1 684.2	1 673.4			
76	1 684.5	1 673.7			

5. P_D — T_a curves of QFN044-P-0606A



■ Technical Data (continued)

6. Main characteristics




Note) 1. Unless otherwise specified, the test conditions conform to electrical characteristics.

2. The values in the above are reference values for designing and not guaranteed.


■ Technical Data (continued)

6. Main characteristics (continued)


AN6591FJM RSSI characteristics



AN6591FJM Mix. characteristics



AN6591FJM Mix. characteristics



Note) 1. Unless otherwise specified, the test conditions conform to electrical characteristics.

2. The values in the above are reference values for designing and not guaranteed.

Request for your special attention and precautions in using the technical information and semiconductors described in this material

- (1) An export permit needs to be obtained from the competent authorities of the Japanese Government if any of the products or technologies described in this material and controlled under the "Foreign Exchange and Foreign Trade Law" is to be exported or taken out of Japan.
- (2) The technical information described in this material is limited to showing representative characteristics and applied circuits examples of the products. It neither warrants non-infringement of intellectual property right or any other rights owned by our company or a third party, nor grants any license.
- (3) We are not liable for the infringement of rights owned by a third party arising out of the use of the product or technologies as described in this material.
- (4) The products described in this material are intended to be used for standard applications or general electronic equipment (such as office equipment, communications equipment, measuring instruments and household appliances).
Consult our sales staff in advance for information on the following applications:
 - Special applications (such as for airplanes, aerospace, automobiles, traffic control equipment, combustion equipment, life support systems and safety devices) in which exceptional quality and reliability are required, or if the failure or malfunction of the products may directly jeopardize life or harm the human body.
 - Any applications other than the standard applications intended.
- (5) The products and product specifications described in this material are subject to change without notice for modification and/or improvement. At the final stage of your design, purchasing, or use of the products, therefore, ask for the most up-to-date Product Standards in advance to make sure that the latest specifications satisfy your requirements.
- (6) When designing your equipment, comply with the guaranteed values, in particular those of maximum rating, the range of operating power supply voltage, and heat radiation characteristics. Otherwise, we will not be liable for any defect which may arise later in your equipment.
Even when the products are used within the guaranteed values, take into the consideration of incidence of break down and failure mode, possible to occur to semiconductor products. Measures on the systems such as redundant design, arresting the spread of fire or preventing glitch are recommended in order to prevent physical injury, fire, social damages, for example, by using the products.
- (7) When using products for which damp-proof packing is required, observe the conditions (including shelf life and amount of time let standing of unsealed items) agreed upon when specification sheets are individually exchanged.
- (8) This material may be not reprinted or reproduced whether wholly or partially, without the prior written permission of Matsushita Electric Industrial Co., Ltd.