

## LM79LXXAC Series 3-Terminal Negative Regulators

Check for Samples: [LM79L05](#), [LM79L12](#), [LM79L12AC](#), [LM79L15](#), [LM79L15AC](#)

### FEATURES

- Preset Output Voltage Error is Less than  $\pm 5\%$  Over Load, Line and Temperature
- Specified at an Output Current of 100mA
- Easily Compensated with a Small 0.1 $\mu$ F Output Capacitor
- Internal Short-Circuit, Thermal and Safe Operating Area Protection
- Easily Adjustable to Higher Output Voltages
- Maximum Line Regulation Less than 0.07%  $V_{OUT}/V$
- Maximum Load Regulation Less than 0.01%  $V_{OUT}/mA$
- See AN-1112 ([SNVA009](#)) for DSBGA Considerations


### DESCRIPTION

The LM79LXXAC series of 3-terminal negative voltage regulators features fixed output voltages of -5V, -12V, and -15V with output current capabilities in excess of 100mA. These devices were designed using the latest computer techniques for optimizing the packaged IC thermal/electrical performance. The LM79LXXAC series, when combined with a minimum output capacitor of 0.1 $\mu$ F, exhibits an excellent transient response, a maximum line regulation of 0.07%  $V_O/V$ , and a maximum load regulation of 0.01%  $V_O/mA$ .

The LM79LXXAC series also includes, as self-protection circuitry: safe operating area circuitry for output transistor power dissipation limiting, a temperature independent short circuit current limit for peak output current limiting, and a thermal shutdown circuit to prevent excessive junction temperature. Although designed primarily as fixed voltage regulators, these devices may be combined with simple external circuitry for boosted and/or adjustable voltages and currents. The LM79LXXAC series is available in the 3-lead TO package, the 8-lead SOIC package, and the 6-Bump DSBGA package.

For output voltages other than the pre-set -5V, -12V and -15V, the LM137L series provides an adjustable output voltage range from -1.2V to -47V.


### Typical Applications



\*Required if the regulator is located far from the power supply filter. A 1 $\mu$ F aluminum electrolytic may be substituted.

\*\*Required for stability. A 1 $\mu$ F aluminum electrolytic may be substituted.

**Figure 1. Fixed Output Regulator**



$$-V_0 = -5V - (5V/R1 + I_Q) \cdot R2,$$

$$5V/R1 > 3 I_Q$$

**Figure 2. Adjustable Output Regulator**



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.


All trademarks are the property of their respective owners.

**LM79L05, LM79L12, LM79L12AC  
LM79L15, LM79L15AC**

SNOSBR8K – JULY 1999 – REVISED APRIL 2013


[www.ti.com](http://www.ti.com)

These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.


**Connection Diagram**


Pins labeled 'NC' on LM79LXXACM 8-Lead SOIC (pin 4 and pin 8) are Open, no internal connection.

**Figure 3. 8-Lead SOIC Narrow (D)  
Top View**



**Figure 4. 3-Lead TO-226 (LP)  
Bottom View**



**Figure 5. 6-Bump DSBGA  
Top View (Bump Side Down)**

## Absolute Maximum Ratings<sup>(1)(2)</sup>

Input Voltage	
$V_O = -5V, -12V, -15V$	-35V
Internal Power Dissipation <sup>(3)</sup>	Internally Limited
Operating Temperature Range	0°C to +70°C
Maximum Junction Temperature	+125°C
Storage Temperature Range	-55°C to +150°C
Lead Temperature	
(Soldering, 10 sec.)	260°C

- (1) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is functional.
- (2) If Military/Aerospace specified devices are required, please contact the Texas Instruments Sales Office/Distributors for availability and specifications.
- (3) Thermal resistance of TO-226 (LP) package is 60°C/W  $\theta_{JC}$ , 232°C/W  $\theta_{JA}$  at still air, and 88°C/W at 400 ft/min of air. The  $\theta_{JA}$  of the LM78LXX in the 6-Bump DSBGA package is 114°C/W when mounted on a 4-Layer JEDEC test board (JESD 51-7). The  $\theta_{JA}$  of the LM78LXX in the SOIC-8 (D) package is 180°C/W in still air. The maximum junction temperature shall not exceed 125°C on electrical parameters.

## Electrical Characteristics<sup>(1)</sup>

$T_A = 0^\circ\text{C}$  to  $+70^\circ\text{C}$  unless otherwise noted.

Output Voltage			-5V			-12V			-15V			Units
Input Voltage (unless otherwise noted)			-10V			-17V			-20V			
Symbol	Parameter	Conditions	Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
V <sub>O</sub>	Output Voltage	T <sub>J</sub> = 25°C, I <sub>O</sub> = 100mA	-5.2	-5	-4.8	-12.5	-12	-11.5	-15.6	-15	-14.4	V
		1mA ≤ I <sub>O</sub> ≤ 100mA	-5.25		-4.75	-12.6		-11.4	-15.7 5		-14.25	
		V <sub>MIN</sub> ≤ V <sub>IN</sub> ≤ V <sub>MAX</sub>	(-20 ≤ V <sub>IN</sub> ≤ -7.5)			(-27 ≤ V <sub>IN</sub> ≤ -14.8)			(-30 ≤ V <sub>IN</sub> ≤ -18)			
		1mA ≤ I <sub>O</sub> ≤ 40mA	-5.25		-4.75	-12.6		-11.4	-15.7 5		-14.25	
		V <sub>MIN</sub> ≤ V <sub>IN</sub> ≤ V <sub>MAX</sub>	(-20 ≤ V <sub>IN</sub> ≤ -7)			(-27 ≤ V <sub>IN</sub> ≤ -14.5)			(-30 ≤ V <sub>IN</sub> ≤ -17.5)			
ΔV <sub>O</sub>	Line Regulation	T <sub>J</sub> = 25°C, I <sub>O</sub> = 100mA			60			45			45	mV
		V <sub>MIN</sub> ≤ V <sub>IN</sub> ≤ V <sub>MAX</sub>	(-20 ≤ V <sub>IN</sub> ≤ -7.3)			(-27 ≤ V <sub>IN</sub> ≤ -14.6)			(-30 ≤ V <sub>IN</sub> ≤ -17.7)			V
		T <sub>J</sub> = 25°C, I <sub>O</sub> = 40mA			60			45			45	mV
		V <sub>MIN</sub> ≤ V <sub>IN</sub> ≤ V <sub>MAX</sub>	(-20 ≤ V <sub>IN</sub> ≤ -7)			(-27 ≤ V <sub>IN</sub> ≤ -14.5)			(-30 ≤ V <sub>IN</sub> ≤ -17.5)			V
ΔV <sub>O</sub>	Load Regulation	T <sub>J</sub> = 25°C			50			100			125	mV
		1mA ≤ I <sub>O</sub> ≤ 100mA										
ΔV <sub>O</sub>	Long Term Stability	I <sub>O</sub> = 100mA		20			48			60		mV/khrs
I <sub>Q</sub>	Quiescent Current	I <sub>O</sub> = 100mA		2	6		2	6		2	6	mA
ΔI <sub>Q</sub>	Quiescent Current Change	1mA ≤ I <sub>O</sub> ≤ 100mA			0.3			0.3			0.3	mA
		1mA ≤ I <sub>O</sub> ≤ 40mA			0.1			0.1			0.1	
		I <sub>O</sub> = 100mA			0.25			0.25			0.25	mA
		V <sub>MIN</sub> ≤ V <sub>IN</sub> ≤ V <sub>MAX</sub>	(-20 ≤ V <sub>IN</sub> ≤ -7.5)			(-27 ≤ V <sub>IN</sub> ≤ -14.8)			(-30 ≤ V <sub>IN</sub> ≤ -18)			V
V <sub>n</sub>	Output Noise Voltage	T <sub>J</sub> = 25°C, I <sub>O</sub> = 100mA f = 10Hz – 10kHz		40			96			120		μV
ΔV <sub>IN</sub> /ΔV <sub>O</sub>	Ripple Rejection	T <sub>J</sub> = 25°C, I <sub>O</sub> = 100mA f = 120Hz	50			52			50			dB
	Input Voltage Required to	T <sub>J</sub> = 25°C, I <sub>O</sub> = 100mA			-7.3			-14.6			-17.7	V
	Maintain Line Regulation	I <sub>O</sub> = 40mA			-7.0			-14.5			-17.5	V

- (1) To ensure constant junction temperature, low duty cycle pulse testing is used.

## Typical Performance Characteristics

Maximum Average Power Dissipation (TO-226)




Figure 6.

Peak Output Current




Figure 7.

Short Circuit Output Current




Figure 8.

Dropout Voltage




Figure 9.

Ripple Rejection




Figure 10.

Output Voltage vs. Temperature  
(Normalized to 1V @ 25°C)






Figure 11.



## Typical Performance Characteristics (continued)




**LM79L05, LM79L12, LM79L12AC  
LM79L15, LM79L15AC**

SNOSBR8K – JULY 1999 – REVISED APRIL 2013

www.ti.com

**TYPICAL APPLICATIONS**

**Figure 14. ±15V, 100mA Dual Power Supply**
**Schematic Diagrams**

**Figure 15. -5V Schematic Diagram**



### Figure 16. -12V and -15V Schematic Diagram

**LM79L05, LM79L12, LM79L12AC**  
**LM79L15, LM79L15AC**

SNOSBR8K – JULY 1999 – REVISED APRIL 2013

[www.ti.com](http://www.ti.com)**REVISION HISTORY**

Changes from Revision J (April 2013) to Revision K	Page
• Changed layout of National Data Sheet to TI format .....	<a href="#">7</a>



**PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
LM79L05ACM	NRND	SOIC	D	8	95	TBD	Call TI	Call TI	0 to 70	LM79L 05ACM	
LM79L05ACM/NOPB	ACTIVE	SOIC	D	8	95	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	0 to 70	LM79L 05ACM	<a href="#">Samples</a>
LM79L05ACMX	NRND	SOIC	D	8	2500	TBD	Call TI	Call TI	0 to 70	LM79L 05ACM	
LM79L05ACMX/NOPB	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	0 to 70	LM79L 05ACM	<a href="#">Samples</a>
LM79L05ACTL/NOPB	ACTIVE	DSBGA	YZR	6	250	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	0 to 70	P B	<a href="#">Samples</a>
LM79L05ACTLX/NOPB	ACTIVE	DSBGA	YZR	6	3000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	0 to 70	P B	<a href="#">Samples</a>
LM79L05ACZ/LFT1	ACTIVE	TO-92	LP	3	2000	Green (RoHS & no Sb/Br)	CU SN	N / A for Pkg Type		320L 79L05	<a href="#">Samples</a>
LM79L05ACZ/NOPB	ACTIVE	TO-92	LP	3	1800	Green (RoHS & no Sb/Br)	CU SN	N / A for Pkg Type	0 to 70	320L 79L05	<a href="#">Samples</a>
LM79L12ACM	NRND	SOIC	D	8	95	TBD	Call TI	Call TI	0 to 70	LM79L 12ACM	
LM79L12ACM/NOPB	ACTIVE	SOIC	D	8	95	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	0 to 70	LM79L 12ACM	<a href="#">Samples</a>
LM79L12ACMX	NRND	SOIC	D	8	2500	TBD	Call TI	Call TI	0 to 70	LM79L 12ACM	
LM79L12ACMX/NOPB	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	0 to 70	LM79L 12ACM	<a href="#">Samples</a>
LM79L12ACZ/LFT4	ACTIVE	TO-92	LP	3	2000	Green (RoHS & no Sb/Br)	CU SN	N / A for Pkg Type		320L 79L12	<a href="#">Samples</a>
LM79L12ACZ/NOPB	ACTIVE	TO-92	LP	3	1800	Green (RoHS & no Sb/Br)	CU SN	N / A for Pkg Type	0 to 70	320L 79L12	<a href="#">Samples</a>
LM79L15ACM	NRND	SOIC	D	8	95	TBD	Call TI	Call TI	0 to 70	LM79L 15ACM	
LM79L15ACM/NOPB	ACTIVE	SOIC	D	8	95	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	0 to 70	LM79L 15ACM	<a href="#">Samples</a>
LM79L15ACMX/NOPB	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	0 to 70	LM79L 15ACM	<a href="#">Samples</a>

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check <http://www.ti.com/productcontent> for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

**Green (RoHS & no Sb/Br):** TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

**TAPE AND REEL INFORMATION**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LM79L05ACMX	SOIC	D	8	2500	330.0	12.4	6.5	5.4	2.0	8.0	12.0	Q1
LM79L05ACMX/NOPB	SOIC	D	8	2500	330.0	12.4	6.5	5.4	2.0	8.0	12.0	Q1
LM79L05ACTL/NOPB	DSBGA	YZR	6	250	178.0	8.4	1.09	1.88	0.76	4.0	8.0	Q1
LM79L05ACTLX/NOPB	DSBGA	YZR	6	3000	178.0	8.4	1.09	1.88	0.76	4.0	8.0	Q1
LM79L12ACMX	SOIC	D	8	2500	330.0	12.4	6.5	5.4	2.0	8.0	12.0	Q1
LM79L12ACMX/NOPB	SOIC	D	8	2500	330.0	12.4	6.5	5.4	2.0	8.0	12.0	Q1
LM79L15ACMX/NOPB	SOIC	D	8	2500	330.0	12.4	6.5	5.4	2.0	8.0	12.0	Q1


## TAPE AND REEL BOX DIMENSIONS



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LM79L05ACMX	SOIC	D	8	2500	367.0	367.0	35.0
LM79L05ACMX/NOPB	SOIC	D	8	2500	367.0	367.0	35.0
LM79L05ACTL/NOPB	DSBGA	YZR	6	250	210.0	185.0	35.0
LM79L05ACTLX/NOPB	DSBGA	YZR	6	3000	210.0	185.0	35.0
LM79L12ACMX	SOIC	D	8	2500	367.0	367.0	35.0
LM79L12ACMX/NOPB	SOIC	D	8	2500	367.0	367.0	35.0
LM79L15ACMX/NOPB	SOIC	D	8	2500	367.0	367.0	35.0

YZR0006



TLA06XXX (Rev C)

D: Max = 1.845 mm, Min = 1.784 mm


E: Max = 1.057 mm, Min = 0.996 mm

4215044/A 12/12

NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.  
B. This drawing is subject to change without notice.

D (R-PDSO-G8)

PLASTIC SMALL OUTLINE



- NOTES:
- A. All linear dimensions are in inches (millimeters).
  - B. This drawing is subject to change without notice.
  - $\triangle C$  Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
  - $\triangle D$  Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
  - E. Reference JEDEC MS-012 variation AA.



Images above are just a representation of the package family, actual package may vary.  
Refer to the product data sheet for package details.


LP0003A



# PACKAGE OUTLINE

TO-92 - 5.34 mm max height

TO-92



4215214/B 04/2017

## NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. Lead dimensions are not controlled within this area.
4. Reference JEDEC TO-226, variation AA.
5. Shipping method:
  - a. Straight lead option available in bulk pack only.
  - b. Formed lead option available in tape and reel or ammo pack.
  - c. Specific products can be offered in limited combinations of shipping medium and lead options.
  - d. Consult product folder for more information on available options.




# EXAMPLE BOARD LAYOUT


LP0003A

TO-92 - 5.34 mm max height

TO-92



LAND PATTERN EXAMPLE  
STRAIGHT LEAD OPTION  
NON-SOLDER MASK DEFINED  
SCALE:15X



LAND PATTERN EXAMPLE  
FORMED LEAD OPTION  
NON-SOLDER MASK DEFINED  
SCALE:15X


4215214/B 04/2017

# TAPE SPECIFICATIONS

LP0003A

TO-92 - 5.34 mm max height

TO-92



FOR FORMED LEAD OPTION PACKAGE

4215214/B 04/2017

## IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (<http://www.ti.com/sc/docs/stdterms.htm>) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.