

# **DG535** 16-Channel Wideband/Video Multiplexer

#### **FEATURES**

- -83 dB Single Channel Crosstalk at 5 MHz
- > 200 MHz Bandwidth
- 3 pF Input Capacitance
- 9 pF Output Capacitance
- Low Power (75 μw)
- 90 Ω (max) r<sub>DS(ON)</sub>
- μP Interface Latches
- Fast Switching (300 ns)
- ESDS Protection > +4000 V

#### **BENEFITS**

- Improved Isolation Between Channels
- Reduced Insertion Loss at High Frequencies
- Allows Formation of Large Matrices
- Minimizes System Power
- Simplifies µP Interface
- Improves Data Throughput

#### **APPLICATIONS**

- Video Switching/Routing
- High Speed Data Routing
- Wideband Signal Multiplexing
- Crosspoint Arrays
- Precision Data Acquisition
- FLIR Systems
- μP-Based Systems

#### DESCRIPTION

The DG535 is a 16-channel multiplexer designed for routing one of 16 wideband analog or digital input signals to a single output. It features low input and output capacitance, low ON resistance, and n-channel DMOS "T" switches, resulting in wide bandwidth, low crosstalk and high "OFF" isolation. The switch FETs were designed to pass signals in either direction, allowing the DG535 to be used as a demultiplexer as well as a multiplexer.


The DG535 includes on-board data latches and decode logic, facilitating a simplified microprocessor interface. Additional Chip Select and Enable inputs simplify addressing in larger matrices. The fast transition time of 300 ns (max) and low ON resistance 90  $\Omega$  (max) makes the DG535 ideal for multiplexing high speed signals through precision data acquisition systems. Single-supply operation and a low 75 µw power dissipation allow operation in battery powered systems and in multi-channel crosspoints and multiplexers with vastly reduced power supply requirements.

The technology used in the DG535 is called D/CMOS. This process combines low-capacitance DMOS FETs on the same substrate with dense, high-speed, low-power CMOS. The DMOS FETs are configured as "T" switches to improve OFF isolation and reduce crosstalk. The CMOS devices form all of the latches, decode logic and switch driver circuitry, resulting in a combination of high performance and high functional integration.

The DG535 is available in the plastic 28-lead DIP for the industrial, D suffix (-40 to 85°C), and the 28-lead side braze DIP for military, A suffix (-55 to 125°C) temperature range operations. For surface mount versions, see the DG536 data sheet.

For more information on the DG535, please refer to Siliconix Application Note AN86-1.

#### PIN CONFIGURATION



Ordering information:


DG535AP DG535AP/883 Side Braze DIP

DG535DJ Plastic DIP



#### FUNCTIONAL BLOCK DIAGRAM

#### TRUTH TABLE



EN	cs	cs	ST	Аз	A2	A <sub>1</sub>	A <sub>0</sub>	input Channel Selected	Disable Output
0 × ×	0 ×	x x 1	1	×	×	×	×	NONE	HIGH Z
4-	1	0	1	0 0 0 0 0 0 1 1 1 1 1	0 0 0 1 1 1 0 0 0 1 1 1 1	0 0 1 1 0 0 1 1 0 0 1 1 0 0 1	0 1 0 1 0 1 0 1 0 1 0 1 0 1	\$1 \$2 \$3 \$4 \$5 \$6 \$7 \$8 \$9 \$10 \$11 \$12 \$13 \$14 \$15 \$16	LOW Z
×	×	×	0	×	×	×	×	Maintains previous switch condition	HIGH Z or LOW Z

 $\begin{array}{l} \text{Logic " 1 "} : \text{V}_{\text{AH}} \, \geq \, 10.5 \, \text{V} \\ \text{Logic " 0 "} : \text{V}_{\text{AL}} \, \leq \, 4.5 \, \text{V} \end{array}$ 

- LOW Z, HIGH Z = Impedance of Disable Output to GND. Disable output is current sink when any channel is selected.
- 2. Strobe input (ST) is level triggered.

#### ABSOLUTE MAXIMUM RATINGS

V+ to GND0.3 V to +18 V
Digital Inputs (GND - 0.3 V) to (V+ plus 2 V) or 20 mA, whichever occurs first
V <sub>S</sub> ,V <sub>D</sub> (GND - 0.3 V) to (V+ plus 2 V) or 20 mA, whichever occurs first
Current (any terminal) Continuous 20 mA
Current (S or D) Pulsed 1 ms 10% duty cycle 40 mA

Storage Temperature (A Suffix)65 to 150°C (D Suffix)65 to 125°C
Operating Temperature (A Suffix)55 to 125°C (D Suffix)40 to 85°C
Power Dissipation (Package)*  28-Pin Plastic DIP**
* All leads welded or soldered to PC board.  ** Derate 8.3 mW/°C above 75°C  *** Derate 16 mW/°C above 75°C



		Test Conditions			1 12	AITO			
		Unless Otherwise Specified: V+ = 15 V, GND = 0 V ST, CS = 10.5 V	2=125	°C 5,85°C 5,-40°C	SU	AITS A FFIX 125°C	SU -40 t	D FFIX o 85°C	
PARAMETER	SYMBOL	CS = 4.5 V	TEMF	TYP°	MIN	MAX	MIN,	MAX	UNIT
SWITCH									
Analog Signal Range <sup>d</sup>	V <sub>ANALOG</sub>		1		0	10	0	10	V
Drain - Source ON Resistance	r <sub>DS(ON)</sub>	$I_S = -1 \text{ mA}, V_D = 3 \text{ V}$ $V_{AH} = 4.5 \text{ V}, V_{AL} = 10.5 \text{ V}$	1,3 2	55		90 120		90 120	
Resistance Match Between Channels	r <sub>DS(ON)</sub>	Sequence Each Switch ON EN = 10.5 V	1			9		9	U
Source OFF Leakage Current	I <sub>S(OFF)</sub>	V <sub>S</sub> = 3 V, V <sub>D</sub> = 0 V EN = 4.5 V	1 2		-10 -100	10 100	-10 -100	10 100	
Drain OFF Leakage Current	I <sub>D(OFF)</sub>	V <sub>S</sub> = 0 V, V <sub>D</sub> = 3 V EN = 4.5 V	1 2		-10 -500	10 500	-10 -100	10 100	nA
Total Switch ON Leakage Current	I <sub>D(ON)</sub>	V <sub>S</sub> = V <sub>D</sub> = 3 V EN = 10.5 V	1 2		-10 -1000	10 1000	-10 -100	10 100	
Disable Output	R <sub>DISABLE</sub>	I <sub>DISABLE</sub> = 1 mA EN = 10.5 V	1,3 2	100		200 250		200 250	Ω
INPUT									
Input Voltage High	V <sub>AIH</sub>		1,2,3		10.5		10.5		
Input Voltage Low	V <sub>AIL</sub>		1,2,3			4.5		4.5	V
Address Input Current	I <sub>AI</sub>	V <sub>AI</sub> = 0 V or 15 V	1,3 2	<0.01	-10 -100	10 100	-10 -100	10 100	nA
DYNAMIC									
ON State Input Cap.	C <sub>S(ON)</sub>	V <sub>D</sub> = V <sub>S</sub> = 3 V	1	40					
OFF State Input Cap.	C <sub>S(OFF)</sub>	V <sub>S</sub> = 3 V	1	3					pF
OFF State Output Cap.	C <sub>D(OFF)</sub>	V <sub>D</sub> = 3 V	1	9					
Multiplexer Switching Time	t TRANS	See Figure 4	1 2,3			300 300		300	
Break-BeforeMake nterval	t OPEN	See Figure 4	1 2,3		25 25		25		ns
EN, CS, CS, ST Turn ON Time	<sup>t</sup> ON	See Figures 2 & 3	1 2,3			300 300		300	
N, CS, CS Turn OFF	<sup>t</sup> OFF	See Figure 2	1 2,3			150 150		150	
Charge Injection	Q	See Figure 5	1	-35					pC




ELECTRICAL CHARACTI	ERISTICS 8								
		Test Conditions Unless Otherwise Specified:	LIMITS						
		V+ = 15 V, GND = 0 V ST, CS = 10.5 V	1=25°0 2=125,	85°C		FIX 125°C		FIX 85°C	
PARAMETER	SYMBOL	CS = 4.5 V	ТЕМР	TYP°	MIN	MAX <sup>b</sup>	ΜIΝ <sup>b</sup>	MAX <sup>b</sup>	UNIT
DYNAMIC (Cont'd)									
Single-Channel Crosstalk	XTALK (SC)	$R_{IN} = 75 \Omega$ , $R_L = 75 \Omega$ f = 5 MHz See Figure 9	1	-83					
Chip Disabled Crosstalk (See Figure 8)	XTALK <sub>(CD)</sub>	$R_L$ = 75 k $\Omega$ , f = 5 MHz EN = 0.8 V	1	-60					dB
Adjacent Input Crosstalk (See Figure 10)	XTALK (AI)	$H_{IN} = 10.2L, H_{I} = 10.K2L$	1	-72					as
All Hostile Crosstalk (See Figure 7)	XTALK <sub>(AH)</sub>	f = 5 MHz		-60					
Bandwidth <sub>.</sub>	BW	$R_L$ = 75 k $\Omega$ , See Figure 6	1	>200					MHz
SUPPLY									
Positive Supply Current	l+	Any One Channel Selected With Address inputs at GND or V+	1,3 2	5		50 100		50 100	ДА
Operating Supply Voltage Range	V+ to GND		1,2,3		10	16.5	10	16.5	V
MINIMUM INPUT TIMIN	G REQUIRE	EMENTS							
Strobe Pulse Width	t <sub>sw</sub>	See Figure 1	1,2,3		200		200		
A <sub>0</sub> , A <sub>1</sub> , A <sub>2</sub> , A <sub>3</sub> , CS, CS, EN Data Valid To Strobe	t <sub>DW</sub>	See Figure 1	1,2,3		100		100		ns
A <sub>0</sub> , A <sub>1</sub> , A <sub>2</sub> , A <sub>3</sub> , CS, CS, EN Data Valid After Strobe	t <sub>WD</sub>	See Figure 1	1,2,3		50		50		

#### NOTES:

<sup>a. Refer to PROCESS OPTION FLOWCHART for additional information.
b. The algebraic convention whereby the most negative value is a minimum and the most positive a maximum, is used in this data sheet.
c. Typical values are for DESIGN AID ONLY, not guaranteed nor subject to production testing.
d. Analog signal range is measured from the GND pin to the designated Source (input) pin.</sup> 

#### DIE TOPOGRAPHY



### INPUT TIMING REQUIREMENTS




Figure 1



#### EN, CS, CS, TURN ON/OFF TIME TEST CIRCUIT




Figure 2

#### STROBE (ST) TURN ON TIME TEST CIRCUIT




Figure 3

### TRANSITION TIME and BREAK-BEFORE-MAKE INTERVAL TEST CIRCUIT




Figure 4



#### CHARGE INJECTION TEST CIRCUIT

#### BANDWIDTH TEST CIRCUIT




Figure 5

Figure 6

### ALL HOSTILE CROSSTALK - X TALK (AH)

## CHIP DISABLED CROSSTALK - X TALK (CD)




Figure 7

Figure 8

### SINGLE CHANNEL CROSSTALK - X TALK (SC)

### ADJACENT INPUT CROSSTALK - X TALK (AI)





Figure 9

Figure 10

#### **BURN-IN CIRCUIT**





Note: All Resistors are 10 k $\Omega$  unless otherwise specified


DIN	DES	CDI	DTI	AN.
<b>₽</b> 110	1115	ı.Hı	-	


IN NUMBER	SYMBOL	DESCRIPTION
1	GND	Analog Signal Ground and Most Negative Potential
2	S8	Channel 8 Analog Input
3	S7	Channel 7 Analog input
4	S6	Channel 6 Analog input
5	S5	Channel 5 Analog input
6	S4	Channel 4 Analog input
7	S3	Channel 3 Analog input
8	S2	Channel 2 Analog input
9	S1	Channel 1 Analog input
10	DIS	Open drain high impedance output when DG535 is disabled (all channels OFF). When DG535 is enabled (any channel selected) this output is current sink to Analog GND.
11,12,13	CS ,CS,EN	Logic inputs to select required Multiplexer(s) when using several Multiplexers in a system
14 – 17	A <sub>0</sub> - A <sub>3</sub>	Four binary address inputs that determine which one of the sixteen channels is selected.
18	ST	Strobe input that latches A <sub>0</sub> , A <sub>1</sub> , A <sub>2</sub> , A <sub>3</sub> , $\overline{\text{CS}}$ ,CS, EN
19	V+	Positive supply voltage
20	D	Analog output of Multiplexer or Analog input if device used in Demultiplexer configuration.
21	S16	Channel 16 Analog input
22	S15	Channel 15 Analog input
23	S14	Channel 14 Analog input
24	S13	Channel 13 Analog Input
25	S12	Channel 12 Analog input
26	S11	Channel 11 Analog input
27	S10	Channel 10 Analog input
28	S9	Channel 9 Analog input






















THE T














#### **DETAILED DESCRIPTION**

The DG535 is a 16-channel single-ended multiplexer with on-chip address logic and control latches.

The circuit connects one of sixteen inputs (S1, S2,...S16) to a common output (D) under the control of a 4 bit binary address  $(A_0 \text{ to } A_3)$ . The specific input channel selected for each address is given in the Truth Table.

All four address inputs have on-chip data latches which are controlled by the Strobe (ST) input. These latches are transparent when Strobe is high but they maintain the chosen address when Strobe goes low. To facilitate easy microprocessor control in large matrices a choice of 3 independent logic inputs (EN, CS and  $\overline{CS}$ ) are provided on chip. These inputs are gated together (see Figure 11) and only when EN = CS = 1 and  $\overline{CS}$  = 0 is true can an output switch be selected by the appropriate address input (A<sub>0</sub> to A<sub>3</sub>). This necessary logic condition can then be latched by Strobe (ST) going low.




Figure 11. CS, CS, EN, ST Control Logic

Break-before-make switching is included to prevent momentary shorting of an input channel when changing from one input to another.

The device features a two-level switch arrangement whereby two banks of eight switches (first level) are

connected via two series switches (second level) to a common DRAIN output.

In order to improve crosstalk all sixteen first level switches are configured as "T" switches (see Figure 12).

With this method SW2 operates out of phase with SW1 and SW3. In the ON condition SW1 and SW3 are closed with SW2 open whereas in the OFF condition SW1 and SW3 are open and SW2 closed. In the OFF condition the input to SW3 is effectively the isolation leakage of SW1 working into the ON resistance of SW2 (typically  $200~\Omega$ ).




Figure 12. " T " Switch Arrangement

The two second level series switches further improve crosstalk and help to minimize output capacitance.

The DIS output (Pin 7) can be used to signal external circuitry. DIS is a high impedance to GND when no channel is selected and a low impedance to GND when any one channel is selected.

The DG535 has extensive applications where any high frequency video, audio or digital signals are switched or routed. Exceptional crosstalk and bandwidth performance is achieved by using N channel DMOS FETs for the "T" and series switches.

A cross section of a switch is shown in Figure 13.




Figure 13. Cross-Section of a Single DMOS Switch

It can clearly be seen from Figure 13 that there exists a PN junction between the substrate and the drain/source terminals.

Should a signal which is negative with respect to the substrate (GND pin) be connected to a source or drain terminal, then the PN junction will become forward biased and current will flow between the signal source and GND. This effective shorting of the signal source to GND will not necessarily cause any damage to the device, provided that the total current flowing is less than the maximum rating, (i.e. 20 mA).

Since no PN junctions exist between the signal path and V+, positive overvoltages are not a problem, unless the breakdown voltage of the DMOS source terminal (see Figure 13) (+18 V) is exceeded. Positive overvoltage conditions must not exceed +18 V with respect to the GND pin. If this condition is possible (e.g. transients in the signal), then a diode or Zener clamp may be used to prevent breakdown occuring.

The overvoltage conditions described may exist if the supplies are collapsed while a signal is present on the inputs. If this condition is unavoidable, then the necessary steps outlined above should be taken to protect the device

#### DC BIASING

To avoid negative overvoltage conditions and subsequent distortion of analog signals, dc biasing is

necessary. Biasing is not required, however, in applications where signals are always positive with respect to the GND or substrate connection, or in applications involving multiplexing of low level (up to ± 200 mV) signals, where forward biasing of the PN substrate-source/drain terminals would not occur.

Biasing can be accomplished in a number of ways, the simplest of which is a resistive potential divider and a few dc blocking capacitors as shown in Figure 14.




Figure 14. Simple Bias Circuit

R1 and R2 are chosen to suit the appropriate biasing requirements. For video applications, approximately 3 V of bias is required for optimal differential gain and phase performance. Capacitor C1 blocks the DC bias voltage from being coupled back to the analog signal source and C2 blocks the DC bias from the output signal. Both C1 and C2 should be tantalum or ceramic disc type capacitors in order to operate efficiently at high frequencies.

Active bias circuits are recommended if rapid switching time between channels is required.

An alternative method would be to offset the supply voltages (see Figure 15).

Decoupling would have to be applied to the negative supply to ensure that the substrate is well referenced to signal ground. Again the capacitors should be of a type offering good high frequency characteristics.

Level shifting of the logic signals may be necessary using this offset supply arrangement.