#### **Features**

- Single 3.3V  $\pm$  10% Supply
- Fast Read Access Time 200 ns
- Automatic Page Write Operation
  - Internal Address and Data Latches for 128 Bytes
  - Internal Control Timer
- Fast Write Cycle Time
  - Page Write Cycle Time 10 ms Maximum
  - 1 to 128-Byte Page Write Operation
- Low Power Dissipation
  - 15 mA Active Current
  - 20 µA CMOS Standby Current
- Hardware and Software Data Protection
- DATA Polling for End of Write Detection
- High Reliability CMOS Technology
  - Endurance: 10<sup>5</sup> Cycles
  - Data Retention: 10 Years
- JEDEC Approved Byte-Wide Pinout
- Industrial Temperature Range
- · Green (Pb/Halide-free) Packaging Option Only

## 1. Description

The AT28LV010 is a high-performance 3-volt only Electrically Erasable and Programmable Read-Only Memory. Its 1 megabit of memory is organized as 131,072 words by 8 bits. Manufactured with Atmel's advanced nonvolatile CMOS technology, the device offers access times to 200 ns with power dissipation of just 54 mW. When the device is deselected, the CMOS standby current is less than 20  $\mu$ A.

The AT28LV010 is accessed like a Static RAM for the read or write cycle without the need for external components. The device contains a 128-byte page register to allow writing of up to 128 bytes simultaneously. During a write cycle, the address and 1 to 128 bytes of data are internally latched, freeing the address and data bus for other operations. Following the initiation of a write cycle, the device will automatically write the latched data using an internal control timer. The end of a write cycle can be detected by  $\overline{\text{DATA}}$  polling of I/O7. Once the end of a write cycle has been detected a new access for a read or write can begin.

Atmel's 28LV010 has additional features to ensure high quality and manufacturability. The device utilizes internal error correction for extended endurance and improved data retention characteristics. Software data protection is implemented to guard against inadvertent writes. The device also includes an extra 128 bytes of EEPROM for device identification or tracking.



1-Megabit (128K x 8) Low Voltage Paged Parallel EEPROMs


AT28LV010




## 2. Pin Configurations

Pin Name	Function
A0 - A16	Addresses
CE	Chip Enable
ŌĒ	Output Enable
WE	Write Enable
I/O0 - I/O7	Data Inputs/Outputs
NC	No Connect
DC	Don't Connect


#### 2.2 32-lead TSOP Top View



## 2.1 32-lead PLCC Top View



## 3. Block Diagram



## 4. Device Operation

#### 4.1 Read

The AT28LV010 is accessed like a Static RAM. When  $\overline{CE}$  and  $\overline{OE}$  are low and  $\overline{WE}$  is high, the data stored at the memory location determined by the address pins is asserted on the outputs. The outputs are put in the high impedance state when either  $\overline{CE}$  or  $\overline{OE}$  is high. This dual-line control gives designers flexibility in preventing bus contention in their system.

#### 4.2 Write

The write operation of the AT28LV010 allows 1 to 128 bytes of data to be written into the device during a single internal programming period. Each write operation must be preceded by the software data protection (SDP) command sequence. This sequence is a series of three unique write command operations that enable the internal write circuitry. The command sequence and the data to be written must conform to the software protected write cycle timing. Addresses are latched on the falling edge of  $\overline{WE}$  or  $\overline{CE}$ , whichever occurs last and data is latched on the rising edge of  $\overline{WE}$  or  $\overline{CE}$ , whichever occurs first. Each successive byte must be written within 150  $\mu s$  ( $t_{BLC}$ ) of the previous byte. If the  $t_{BLC}$  limit is exceeded the AT28LV010 will cease accepting data and commence the internal programming operation. If more than one data byte is to be written during a single programming operation, they must reside on the same page as defined by the state of the A7 - A16 inputs. For each  $\overline{WE}$  high to low transition during the page write operation, A7 - A16 must be the same.

The A0 to A6 inputs are used to specify which bytes within the page are to be written. The bytes may be loaded in any order and may be altered within the same load period. Only bytes which are specified for writing will be written; unnecessary cycling of other bytes within the page does not occur.





#### 4.3 DATA Polling

The AT28LV010 features  $\overline{DATA}$  Polling to indicate the end of a write cycle. During a byte or page write cycle an attempted read of the last byte written will result in the complement of the written data to be presented on I/O7. Once the write cycle has been completed, true data is valid on all outputs, and the next write cycle may begin.  $\overline{DATA}$  Polling may begin at anytime during the write cycle.

#### 4.4 Toggle Bit

In addition to DATA Polling the AT28LV010 provides another method for determining the end of a write cycle. During the write operation, successive attempts to read data from the device will result in I/O6 toggling between one and zero. Once the write has completed, I/O6 will stop toggling and valid data will be read. Reading the toggle bit may begin at any time during the write cycle.

#### 4.5 Data Protection

If precautions are not taken, inadvertent writes may occur during transitions of the host system power supply. Atmel® has incorporated both hardware and software features that will protect the memory against inadvertent writes.

#### 4.5.1 Hardware Protection

Hardware features protect against inadvertent writes to the AT28LV010 in the following ways: (a)  $V_{CC}$  power-on delay – once  $V_{CC}$  has reached 2.0V (typical) the device will automatically time out 5 ms (typical) before allowing a write; (b) write inhibit – holding any one of  $\overline{OE}$  low,  $\overline{CE}$  high or  $\overline{WE}$  high inhibits write cycles; and (c) noise filter – pulses of less than 15 ns (typical) on the  $\overline{WE}$  or  $\overline{CE}$  inputs will not initiate a write cycle.

#### 4.5.2 Software Data Protection

The AT28LV010 incorporates the industry standard software data protection (SDP) function. Unlike standard 5-volt only EEPROM's, the AT28LV010 has SDP enabled at all times. Therefore, all write operations must be preceded by the SDP command sequence.

The data in the 3-byte command sequence is not written to the device; the addresses in the command sequence can be utilized just like any other location in the device. Any attempt to write to the device without the 3-byte sequence will start the internal timers. No data will be written to the device. However, for the duration of  $t_{WC}$ , read operations will effectively be polling operations.

## 5. DC and AC Operating Range

		AT28LV010-20	AT28LV010-25
Operating Temperature (Case)	Ind.	-40°C - 85°C	-40°C - 85°C
V <sub>CC</sub> Power Supply		3.3V ±5%	3.3V ±10%

## 6. Operating Modes

Mode	CE	ŌĒ	WE	I/O
Read	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	D <sub>OUT</sub>
Write <sup>(2)</sup>	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IL</sub>	D <sub>IN</sub>
Standby/Write Inhibit	V <sub>IH</sub>	X <sup>(1)</sup>	Х	High Z
Write Inhibit	Х	Х	V <sub>IH</sub>	
Write Inhibit	Х	V <sub>IL</sub>	Х	
Output Disable	Х	V <sub>IH</sub>	Х	High Z

Notes: 1. X can be V<sub>IL</sub> or V<sub>IH</sub>.

2. Refer to AC Programming Waveforms.

## 7. Absolute Maximum Ratings\*

Temperature Under Bias55°C to +125	i°C
Storage Temperature65°C to +150	)°C
All Input Voltages (including NC Pins) with Respect to Ground0.6V to +6.2	:5V
All Output Voltages with Respect to Ground0.6V to V <sub>CC</sub> + 0.	.6V
Voltage on $\overline{\text{OE}}$ and A9 with Respect to Ground0.6V to +13.	.5V

\*NOTICE:

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability

## 8. DC Characteristics

Symbol	Parameter	Condition	Min	Max	Units
I <sub>LI</sub>	Input Load Current	$V_{IN} = 0V \text{ to } V_{CC}$		1	μA
I <sub>LO</sub>	Output Leakage Current	V <sub>I/O</sub> = 0V to V <sub>CC</sub>		1	μΑ
I <sub>SB</sub>	V <sub>CC</sub> Standby Current CMOS	$\overline{\text{CE}} = \text{V}_{\text{CC}} - 0.3 \text{V to V}_{\text{CC}} + 1 \text{V}$ Ind.		50	μΑ
I <sub>CC</sub>	V <sub>CC</sub> Active Current	$f = 5 \text{ MHz}; I_{OUT} = 0 \text{ mA}; V_{CC} = 3.6 \text{V}$		15	mA
V <sub>IL</sub>	Input Low Voltage			0.8	V
V <sub>IH</sub>	Input High Voltage		2.0		V
V <sub>OL</sub>	Output Low Voltage	$I_{OL} = 1.6 \text{ mA}; V_{CC} = 3.0 \text{V}$		0.45	V
V <sub>OH</sub>	Output High Voltage	$I_{OH} = -100 \mu A; V_{CC} = 3.0V$	2.4		V






#### AC Read Characteristics


		AT28LV010-20		
Symbol	Parameter	Min	Max	Units
t <sub>ACC</sub>	Address to Output Delay		200	ns
t <sub>CE</sub> <sup>(1)</sup>	CE to Output Delay		200	ns
t <sub>OE</sub> <sup>(2)</sup>	OE to Output Delay	0	80	ns
t <sub>DF</sub> <sup>(3)(4)</sup>	CE or OE to Output Float	0	55	ns
t <sub>OH</sub>	Output Hold from OE, CE or Address, Whichever Occurred First	0		ns
t <sub>CEPH</sub> <sup>(5)</sup>	CE Pulse High Time	50		ns

# 10. AC Read Waveforms<sup>(1)(2)(3)(4)</sup>




- Notes: 1.  $\overline{CE}$  may be delayed up to  $t_{ACC}$   $t_{CE}$  after the address transition without impact on  $t_{ACC}$ .
  - 2.  $\overline{\text{OE}}$  may be delayed up to  $t_{\text{CE}}$   $t_{\text{OE}}$  after the falling edge of  $\overline{\text{CE}}$  without impact on  $t_{\text{CE}}$  or by  $t_{\text{ACC}}$   $t_{\text{OE}}$  after an address change without impact on  $t_{\text{ACC}}$ .
  - 3.  $t_{DF}$  is specified from  $\overline{OE}$  or  $\overline{CE}$  whichever occurs first ( $C_L = 5 \text{ pF}$ ).
  - 4. This parameter is characterized and is not 100% tested.
  - 5. If CE is de-asserted, it must remain de-asserted for at least 50ns during read operations otherwise incorrect data may be read.

# 11. Input Test Waveforms and Measurement Level



# 12. Output Test Load



# 13. Pin Capacitance

 $f = 1 \text{ MHz}, T = 25^{\circ}C^{(1)}$ 

Symbol	Тур	Max	Units	Conditions
C <sub>IN</sub>	4	6	pF	$V_{IN} = 0V$
C <sub>OUT</sub>	8	12	pF	$V_{OUT} = 0V$

Note: 1. This parameter is characterized and is not 100% tested.






# 14. AC Write Characteristics<sup>(1)</sup>

Symbol	Parameter	Min	Max	Units
t <sub>AS</sub> , t <sub>OES</sub>	Address, OE Set-up Time	0		ns
t <sub>AH</sub>	Address Hold Time	100		ns
t <sub>CS</sub>	Chip Select Set-up Time	0		ns
t <sub>CH</sub>	Chip Select Hold Time	0		ns
t <sub>WP</sub>	Write Pulse Width (WE or CE)	200		ns
t <sub>DS</sub>	Data Set-up Time	100		ns
t <sub>DH</sub> , t <sub>OEH</sub>	Data, $\overline{\text{OE}}$ Hold Time	10		ns


Note: 1. All write operations must be preceded by the SDP command sequence.

## 15. AC Write Waveforms

## 15.1 WE Controlled




## 15.2 **CE** Controlled



## 16. Software Protected Write Characteristics

Symbol	Parameter	Min	Max	Units
t <sub>WC</sub>	Write Cycle Time		10	ms
t <sub>AS</sub>	Address Set-up Time	0		ns
t <sub>AH</sub>	Address Hold Time	100		ns
t <sub>DS</sub>	Data Set-up Time	100		ns
t <sub>DH</sub>	Data Hold Time	10		ns
t <sub>WP</sub>	Write Pulse Width	200		ns
t <sub>BLC</sub>	Byte Load Cycle Time		150	μs
t <sub>WPH</sub>	Write Pulse Width High	100		ns


## 17. Programming Algorithm



Notes: 1. Data Format: I/O7 - I/O0 (Hex); Address Format: A14 - A0 (Hex).

- 2. Data protect state will be re-activated at the end of program cycle.
- 3. 1 to 128 bytes of data are loaded.

# 18. Software Protected Program Cycle Waveforms<sup>(1)(2)(3)</sup>



Notes: 1. A0 - A14 must conform to the addressing sequence for the first three bytes as shown above.

- 2. After the command sequence has been issued and a page write operation follows, the page address inputs (A7 A16) must be the same for each high to low transition of  $\overline{\text{WE}}$  (or  $\overline{\text{CE}}$ ).
- 3.  $\overline{OE}$  must be high only when  $\overline{WE}$  and  $\overline{CE}$  are both low.






# 19. Data Polling Characteristics<sup>(1)</sup>

Symbol	Parameter	Min	Тур	Max	Units
t <sub>DH</sub>	Data Hold Time	10			ns
t <sub>OEH</sub>	OE Hold Time	10			ns
t <sub>OE</sub>	ŌĒ to Output Delay <sup>(2)</sup>				ns
t <sub>WR</sub>	Write Recovery Time	0			ns

Notes: 1. These parameters are characterized and not 100% tested.

2. See AC Read Characteristics

## 20. Data Polling Waveforms




# 21. Toggle Bit Characteristics<sup>(1)</sup>

Symbol	Parameter	Min	Тур	Max	Units
t <sub>DH</sub>	Data Hold Time	10			ns
t <sub>OEH</sub>	OE Hold Time	10			ns
t <sub>OE</sub>	ŌĒ to Output Delay <sup>(2)</sup>				ns
t <sub>OEHP</sub>	OE High Pulse	150			ns
t <sub>WR</sub>	Write Recovery Time	0			ns

Notes: 1. These parameters are characterized and not 100% tested.

2. See AC Read Characteristics

## 22. Toggle Bit Waveforms



Notes: 1. Toggling either  $\overline{OE}$  or  $\overline{CE}$  or both  $\overline{OE}$  and  $\overline{CE}$  will operate toggle bit.

- 2. Beginning and ending state of I/O6 will vary.
- 3. Any address location may be used but the address should not vary.

# 23. Ordering Information

## 23.1 Green Package Option (Pb/Halide-free)

t <sub>ACC</sub>	t <sub>ACC</sub> I <sub>CC</sub> (mA) (ns) Active Standby				
(ns)			ve Standby Ordering Code		Operation Range
200	15	0.05	AT28LV010-20JU	32J	Industrial
200	200 15		AT28LV010-20TU	32T	(-40° to 85°C)

Note: To receive product with the SDP feature temporarily disabled, order with SL319.

Package Type	
32J	32-lead, Plastic J-leaded Chip Carrier (PLCC)
32T	32-lead, Plastic Thin Small Outline Package (TSOP)

#### 23.2 Die Products


Contact Atmel Sales for die sales options.





# 24. Packaging Information

#### **32J - PLCC** 24.1



Notes:

- 1. This package conforms to JEDEC reference MS-016, Variation AE.
- 2. Dimensions D1 and E1 do not include mold protrusion. Allowable protrusion is .010"(0.254 mm) per side. Dimension D1 and E1 include mold mismatch and are measured at the extreme material condition at the upper or lower parting line.
- 3. Lead coplanarity is 0.004" (0.102 mm) maximum.

SYMBOL	MIN	NOM	MAX	NOTE
Α	3.175	_	3.556	
A1	1.524	_	2.413	
A2	0.381	_	_	
D	12.319	_	12.573	
D1	11.354	_	11.506	Note 2
D2	9.906	_	10.922	
E	14.859	_	15.113	
E1	13.894	_	14.046	Note 2
E2	12.471	_	13.487	
В	0.660	_	0.813	
B1	0.330	_	0.533	
е	1.270 TYP			


10/04/01

REV. В

<b>AIMEL</b>	2325 Orchard San Jose, CA	Parkway
®	San Jose, CA	95131

TITLE	DRAWING NO
32J, 32-lead, Plastic J-leaded Chip Carrier (PLCC)	32J

#### 24.2 32T - TSOP



Notes:

- 1. This package conforms to JEDEC reference MO-142, Variation BD.
- 2. Dimensions D1 and E do not include mold protrusion. Allowable protrusion on E is 0.15 mm per side and on D1 is 0.25 mm per side.
- 3. Lead coplanarity is 0.10 mm maximum.

SYMBOL	MIN	NOM	MAX	NOTE
Α	_	_	1.20	
A1	0.05	_	0.15	
A2	0.95	1.00	1.05	
D	19.80	20.00	20.20	
D1	18.30	18.40	18.50	Note 2
E	7.90	8.00	8.10	Note 2
L	0.50	0.60	0.70	
L1	0.25 BASIC			
b	0.17	0.22	0.27	
С	0.10	_	0.21	
е	0.50 BASIC			

10/18/01

TITLE
32T, 32-lead (8 x 20 mm Package) Plastic Thin Small Outline
Package, Type I (TSOP)

DRAWING NO.	REV.
32T	В





# **Revision History**

Doc. Rev.	Date	Comments
0395F	08/2009	Implemented Revision History and updated AC Characterisitics and ordering information.
0395F	07/2009	Add a revision history page and update this version 'F' with the changes.  Update AC Characateristics.



#### Headquarters

Atmel Corporation

2325 Orchard Parkway San Jose, CA 95131 USA

Tel: 1(408) 441-0311 Fax: 1(408) 487-2600

#### International

Atmel Asia

Unit 1-5 & 16, 19/F BEA Tower, Millennium City 5 418 Kwun Tong Road Kwun Tong, Kowloon Hong Kong

Tel: (852) 2245-6100 Fax: (852) 2722-1369 Atmel Europe

Le Krebs 8, Rue Jean-Pierre Timbaud BP 309 78054 Saint-Quentin-en-

Yvelines Cedex
France

Tel: (33) 1-30-60-70-00 Fax: (33) 1-30-60-71-11

Atmel Japan

9F, Tonetsu Shinkawa Bldg. 1-24-8 Shinkawa Chuo-ku, Tokyo 104-0033

Japan

Tel: (81) 3-3523-3551 Fax: (81) 3-3523-7581

#### **Product Contact**

Web Site

www.atmel.com

**Technical Support** 

p\_eeprom@atmel.com

Sales Contact

www.atmel.com/contacts

Literature Requests

www.atmel.com/literature

Disclaimer: The information in this document is provided in connection with Atmel products. No license, express or implied, by estoppel or otherwise, to any intellectual property right is granted by this document or in connection with the sale of Atmel products. EXCEPT AS SET FORTH IN ATMEL'S TERMS AND CONDITIONS OF SALE LOCATED ON ATMEL'S WEB SITE, ATMEL ASSUMES NO LIABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLIED OR STATUTORY WARRANTY RELATING TO ITS PRODUCTS INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT, CONSEQUENTIAL, PUNITIVE, SPECIAL OR INCIDENTAL DAMAGES (INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS OF PROFITS, BUSINESS INTERRUPTION, OR LOSS OF INFORMATION) ARISING OUT OF THE USE OR INABILITY TO USE THIS DOCUMENT, EVEN IF ATMEL HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. Atmel makes no representations or warranties with respect to the accuracy or completeness of the contents of this document and reserves the right to make changes to specifications and product descriptions at any time without notice. Atmel does not make any commitment to update the information contained herein. Unless specifically provided otherwise, Atmel products are not suitable for, and shall not be used in, automotive applications. Atmel's products are not intended, authorized, or warranted for use as components in applications intended to support or sustain life.

© 2009 Atmel Corporation. All rights reserved. Atmel®, Atmel logo and combinations thereof, and others are registered trademarks or trademarks of Atmel Corporation or its subsidiaries. Other terms and product names may be trademarks of others.