PHN203

Dual N-channel TrenchMOS logic level FET

Rev. 04 — 8 December 2009

Product data sheet

1. Product profile

1.1 General description

Dual logic level N-channel enhancement mode Field-Effect Transistor (FET) in a plastic package using TrenchMOS technology. This product is designed and qualified for use in computing, communications, consumer and industrial applications only.

1.2 Features and benefits

- Suitable for high frequency applications due to fast switching characteristics
- Suitable for logic level gate drive sources

1.3 Applications

DC-to-DC convertors

Lithium-ion battery applications

1.4 Quick reference data

Table 1. Quick reference

Symbol	Parameter	Conditions		Min	Тур	Max	Unit
V_{DS}	drain-source voltage	$T_j \ge 25 \text{ °C}; T_j \le 150 \text{ °C}$		-	-	30	V
I _D	drain current	T _{amb} = 25 °C; pulsed; see <u>Figure 1</u> and <u>3</u>	[1]	-	-	6.3	Α
P _{tot}	total power dissipation	T _{amb} = 25 °C; pulsed; see <u>Figure 2</u>	[1]	-	-	2	W
Dynamic	characteristics						
Q_{GD}	gate-drain charge	$V_{GS} = 10 \text{ V; } I_D = 7 \text{ A;}$ $V_{DS} = 15 \text{ V; } T_j = 25 \text{ °C;}$ see Figure 11		-	3	-	nC
Static ch	aracteristics						
R _{DSon}	drain-source on-state resistance	$V_{GS} = 10 \text{ V; } I_D = 7 \text{ A;}$ $T_j = 25 \text{ °C; see } \frac{\text{Figure 9}}{\text{Most of } 100 \text{ Figure 9}}$		-	24	30	mΩ

[1] Single device conducting.



Dual N-channel TrenchMOS logic level FET

2. Pinning information

Table 2. Pinning information

Pin	Symbol	Description	Simplified outline	Graphic symbol
1	S1	source1		D. D. D. D. D.
2	G1	gate1	8 7 7 7 75	D1 D1 D2 D2
3	S2	source2		
4	G2	gate2		
5	D2	drain2	1	
6	D2	drain2	SOT96-1 (SO8)	S1 G1 S2 G3
7	D1	drain1		mbk725
8	D1	drain1		

3. Ordering information

Table 3. Ordering information

Type number Package					
	Name	Description	Version		
PHN203	SO8	plastic small outline package; 8 leads; body width 3.9 mm	SOT96-1		

4. Limiting values

Table 4. Limiting values


In accordance with the Absolute Maximum Rating System (IEC 60134).

Symbol	Parameter	Conditions		Min	Max	Unit
V_{DS}	drain-source voltage	T _j ≥ 25 °C; T _j ≤ 150 °C		-	30	V
V_{DGR}	drain-gate voltage	$T_j \le 150 \text{ °C}; T_j \ge 25 \text{ °C}; R_{GS} = 20 \text{ k}\Omega$		-	30	V
V_{GS}	gate-source voltage			-20	20	V
I_D	drain current	T _{amb} = 70 °C; pulsed; see <u>Figure 1</u>	<u>[1]</u>	-	5	Α
		T _{amb} = 25 °C; pulsed; see <u>Figure 1</u> and <u>3</u>	<u>[1]</u>	-	6.3	Α
I_{DM}	peak drain current	$t_p \le 10 \ \mu s$; pulsed; $T_{amb} = 25 \ ^{\circ}C$; see Figure 3	<u>[1]</u>	-	18	Α
P _{tot}	total power dissipation	T _{amb} = 25 °C; pulsed; see <u>Figure 2</u>	<u>[1]</u>	-	2	W
T _{stg}	storage temperature			-55	150	°C
Tj	junction temperature			-55	150	°C
Source-dr	ain diode					
Is	source current	T _{amb} = 25 °C; pulsed;	<u>[1]</u>	-	2	Α
I _{SM}	peak source current	$t_p \le 10 \mu\text{s}; \text{ pulsed}; T_{\text{amb}} = 25 ^{\circ}\text{C};$	<u>[1]</u>	-	4.1	Α
Avalanche	ruggedness					
E _{DS(AL)S}	non-repetitive drain-source avalanche energy	V_{GS} = 10 V; $T_{j(init)}$ = 25 °C; I_D = 8.7 A; V_{sup} ≤ 30 V; unclamped; t_p = 0.2 ms; R_{GS} = 50 Ω		-	37.8	mJ


^[1] Single device conducting.

PHN203_4 © NXP B.V. 2009. All rights reserved.

Dual N-channel TrenchMOS logic level FET




Normalized continuous drain current as a function of ambient temperature



$$P_{der} = \frac{P(tot)}{P_{tot(25^{\circ}C)}} \times 100\%$$

3 of 12

Normalized total power dissipation as a Fig 2. function of ambient temperature



 $T_{amb} = 25$ °C; I_{DM} is single pulse; $V_{GS} = 10V$

Fig 3. Safe operating area; continuous and peak drain currents as a function of drain-source voltage

Dual N-channel TrenchMOS logic level FET


4 of 12

Thermal characteristics 5.

Thermal characteristics Table 5.

Product data sheet

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
$R_{th(j-sp)}$	thermal resistance from junction to solder point		-	-	-	K/W
$R_{th(j-a)}$	thermal resistance from junction to ambient	mounted on a printed-circuit board; minimum footprint; see Figure 4	-	-	62.5	K/W



Dual N-channel TrenchMOS logic level FET

6. Characteristics

Table 6. Characteristics

Table 6.	Characteristics					
Symbol	Parameter	Conditions	Min	Тур	Max	Unit
Static cha	racteristics					
V _{(BR)DSS}	drain-source	$I_D = 250 \ \mu A; \ V_{GS} = 0 \ V; \ T_j = -55 \ ^{\circ}C$	27	-	-	V
	breakdown voltage	$I_D = 250 \mu A; V_{GS} = 0 V; T_j = 25 °C$	30	-	-	V
$V_{GS(th)}$	gate-source threshold voltage	$I_D = 1 \text{ mA}$; $V_{DS} = V_{GS}$; $T_j = -55 \text{ °C}$; see Figure 8	-	-	2.2	V
		$I_D = 1 \text{ mA}$; $V_{DS} = V_{GS}$; $T_j = 150 \text{ °C}$; see Figure 8	0.6	-	-	V
		$I_D = 1$ mA; $V_{DS} = V_{GS}$; $T_j = 25$ °C; see Figure 8	1	1.5	2	V
I _{DSS}	drain leakage current	$V_{DS} = 24 \text{ V}; V_{GS} = 0 \text{ V}; T_j = 25 \text{ °C}$	-	-	1	μΑ
		$V_{DS} = 24 \text{ V}; V_{GS} = 0 \text{ V}; T_j = 150 \text{ °C}$	-	-	10	μΑ
lgss	gate leakage current	$V_{GS} = 20 \text{ V}; V_{DS} = 0 \text{ V}; T_j = 25 \text{ °C}$	-	10	100	nA
		$V_{GS} = -20 \text{ V}; V_{DS} = 0 \text{ V}; T_j = 25 \text{ °C}$	-	10	100	nA
R _{DSon}	drain-source on-state resistance	$V_{GS} = 10 \text{ V}; I_D = 7 \text{ A}; T_j = 25 ^{\circ}\text{C};$ see Figure 9 and 10	-	24	30	mΩ
		$V_{GS} = 4.5 \text{ V}; I_D = 3.5 \text{ A}; T_j = 25 ^{\circ}\text{C};$ see Figure 9 and 10	-	30	55	mΩ
		$V_{GS} = 10 \text{ V}; I_D = 7 \text{ A}; T_j = 150 ^{\circ}\text{C};$ see Figure 9 and 10	-	40.8	51	mΩ
Dynamic	characteristics					
$Q_{G(tot)}$	total gate charge	$I_D = 7 \text{ A}; V_{DS} = 15 \text{ V}; V_{GS} = 10 \text{ V};$	-	14.6	-	nC
Q_{GS}	gate-source charge	T _j = 25 °C; see <u>Figure 11</u>	-	2	-	nC
Q_{GD}	gate-drain charge		-	3	-	nC
C _{iss}	input capacitance	$V_{DS} = 20 \text{ V}; V_{GS} = 0 \text{ V}; f = 1 \text{ MHz};$	-	560	-	pF
C _{oss}	output capacitance	T _j = 25 °C; see <u>Figure 12</u>	-	125	-	pF
C _{rss}	reverse transfer capacitance	V_{DS} 20 V; V_{GS} = 0 V; f = 1 MHz; T_j = 25 °C; see <u>Figure 12</u>	-	85	-	pF
d(on)	turn-on delay time	$V_{DS} = 25 \text{ V}; R_L = 25 \Omega; V_{GS} = 10 \text{ V};$	-	5	-	ns
r	rise time	$R_{G(ext)} = 6 \Omega$; $T_j = 25 °C$	-	6	-	ns
d(off)	turn-off delay time		-	21	-	ns
f	fall time		-	11	-	ns
Source-d	rain diode					
V _{SD}	source-drain voltage	I_S = 1.25 A; V_{GS} = 0 V; T_j = 25 °C; see <u>Figure 13</u>	-	0.75	1	V
t _{rr}	reverse recovery time	$I_S = 2 \text{ A}; \text{ d}I_S/\text{d}t = -100 \text{ A/}\mu\text{s}; \text{ V}_{GS} = 0 \text{ V};$ $V_{DS} = 25 \text{ V}; \text{ T}_i = 25 \text{ °C}$	-	30	-	ns

Dual N-channel TrenchMOS logic level FET






Fig 5. Output characteristics: drain current as a function of drain-source voltage; typical value




 $T_j = 25$ °C and 150°C; $V_{DS} > I_D \times R_{DSon}$

Fig 6. Transfer characteristics: drain current as a function of gate-source voltage; typical values



 $T_{j}=25\,^{\circ}C; V_{DS}=V_{GS}$ Fig 7. Sub-threshold drain current as a function of

gate-source voltage



 $I_D = 1 \, mA; V_{DS} = V_{GS}$

Fig 8. Gate-source threshold voltage as a function of junction temperature

6 of 12

PHN203_4 © NXP B.V. 2009. All rights reserved.

Dual N-channel TrenchMOS logic level FET




Fig 9. Drain-source on-state resistance as a function of drain current; typical values




Fig 10. Normalized drain-source on-state resistance factor as a function of junction temperature






Fig 11. Gate-source voltage as a function of gate charge; typical values



 $V_{GS} = 0V; f = 1MHz$

Fig 12. Input, output and reverse transfer capacitances as a function of drain-source voltage; typical values

Dual N-channel TrenchMOS logic level FET




Dual N-channel TrenchMOS logic level FET

Package outline

SO8: plastic small outline package; 8 leads; body width 3.9 mm

SOT96-1



inches

0.069

1. Plastic or metal protrusions of 0.15 mm (0.006 inch) maximum per side are not included.

0.014 0.0075

0.01

2. Plastic or metal protrusions of 0.25 mm (0.01 inch) maximum per side are not included.

OUTLINE		REFER	ENCES	EUROPEAN	ISSUE DATE
VERSION	IEC	JEDEC	JEITA	PROJECTION	ISSUE DATE
SOT96-1	076E03	MS-012			99-12-27 03-02-18

0.05

0.041

0.016

0.024

0.228

0.004

0.01

0.01

Fig 14. Package outline SOT96-1 (SO8)

0.004

0.049

© NXP B.V. 2009. All rights reserved.

Dual N-channel TrenchMOS logic level FET

10 of 12

Revision history

Table 7. **Revision history**

Product data sheet

	•			
Document ID	Release date	Data sheet status	Change notice	Supersedes
PHN203 _4	20091208	Product data sheet	-	PHN203-03
Modifications:	guidelines	t of this data sheet has bee of NXP Semiconductors. s have been adapted to the		
PHN203 -03	20040126	Product data	-	PHN203 _2
PHN203_2	19990101	Product specification	-	PHN203 _1
PHN203 _1	19980204	Objective specification	-	-

Dual N-channel TrenchMOS logic level FET

9. Legal information

9.1 Data sheet status

Document status[1][2]	Product status[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

- [1] Please consult the most recently issued document before initiating or completing a design.
- [2] The term 'short data sheet' is explained in section "Definitions"
- [3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URLhttp://www.nxp.com.

9.2 Definitions

Draft— The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet— A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

9.3 Disclaimers

General— Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

Right to make changes— NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use— NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in medical, military, aircraft, space or life support equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications— Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Quick reference data— The Quick reference data is an extract of the product data given in the Limiting values and Characteristics sections of this document, and as such is not complete, exhaustive or legally binding.

Limiting values— Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) may cause permanent damage to the device. Limiting values are stress ratings only and operation of the device at these or any other conditions above those given in the Characteristics sections of this document is not implied. Exposure to limiting values for extended periods may affect device reliability.

Terms and conditions of sale— NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nxp.com/profile/terms, including those pertaining to warranty, intellectual property rights infringement and limitation of liability, unless explicitly otherwise agreed to in writing by NXP Semiconductors. In case of any inconsistency or conflict between information in this document and such terms and conditions, the latter will prevail.

No offer to sell or license— Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

Export control— This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from national authorities.

9.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

TrenchMOS— is a trademark of NXP B.V.

10. Contact information

For more information, please visit:http://www.nxp.com

For sales office addresses, please send an email to:salesaddresses@nxp.com

PHN203_4 © NXP B.V. 2009. All rights reserved.

PHN203 NXP Semiconductors

Dual N-channel TrenchMOS logic level FET

11. Contents

1	Product profile	1
1.1	General description	1
1.2	Features and benefits	1
1.3	Applications	
1.4	Quick reference data	
2	Pinning information	2
3	Ordering information	2
4	Limiting values	2
5	Thermal characteristics	4
6	Characteristics	5
7	Package outline	9
8	Revision history	10
9	Legal information	
9.1	Data sheet status	11
9.2	Definitions	11
9.3	Disclaimers	11
9.4	Trademarks	11
10	Contact information	11

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.



All rights reserved.



founded by