

## **Product Features**

- Using external 32.768kHz quartz crystal
- Supports I<sup>2</sup>C-Bus's high speed mode (400 kHz)
- Includes time (Hour/Minute/Second) and calendar (Year/Month/Date/Day) counter functions (BCD code)
- Programmable square wave output signal
- 56-byte, battery-backed, nonvolatile (NV) RAM for data storage
- Automatic power-fail detect and switch circuitry of battery backup
- UL Recognized: E348121

# **Real-time Clock Module (I<sup>2</sup>C Bus)**

## **Product Description**

The PT7C4338 serial real-time clock is a low-power clock/calendar with a programmable square-wave output and 56 bytes of nonvolatile RAM.

Address and data are transferred serially via a 2-wire, bidirectional bus. The clock/calendar provides seconds, minutes, hours, day, date, month, and year information. The date at the end of the month is automatically adjusted for months with fewer than 31 days, including corrections for leap year. The clock operates in either the 24-hour or 12-hour format with AM/PM indicator.

The PT7C4338 series have a built-in power sense circuit that detects power failures and automatically switches to the battery supply.


Table 1 shows the basic functions of PT7C4338. More details are shown in section: overview of functions.

Table 1. Basic functions of PT7C4338

Item	Function		PT7C4338	
		Source: Crystal	32.768kHz	√
1	Oscillator	Oscillator enabl	e/disable	√
		Source: Crystal Oscillator enabl Oscillator fail d Time display Century bit interrupt mmable square wave out	etect	√
		Time display	12-hour	√
2	Time	Time display	24-hour	√
		Century bit		-
3	Alarm interru	apt		-
4	Programmab	le square wave out	put (Hz)	1, 4.096k, 8.192k, 32.768k
5	RAM			56×8
6	Battery back	up		√



# **Pin Assignment**




# **Pin Description**

Pin no.	Pin	Type	Description
1	X1	I	<b>32.768kHz Crystal Connections.</b> The internal oscillator circuitry is designed for operation with a crystal having a specified load capacitance (CL) of 12.5pF. Pin X1 is the input to the oscillator and can optionally be connected to an external 32.768kHz oscillator. The output of the internal
2	X2	О	oscillator, pin X2, is floated if an external oscillator is connected to pin X1. An external 32.768kHz oscillator can also drive the PT7C4338. In this configuration, the X1 pin is connected to the external oscillator signal and the X2 pin is floated.
6	SCL	I	<b>Serial Clock Input.</b> SCL is used to synchronize data movement on the I <sup>2</sup> C serial interface.
5	SDA	I/O	<b>Serial Data Input/Output.</b> SDA is the input/output pin for the 2-wire serial interface. The SDA pin is open-drain output and requires an external pull-up resistor.
7	SQW/OUT	О	<b>Square-Wave/Output Driver.</b> When enabled and the SQWE bit set to 1, the SQW/OUT pin outputs one of four square-wave frequencies (1Hz, 4kHz, 8kHz, 32kHz). It is open drain and requires an external pull up resistor. Operates with either VCC or VBAT applied.
8	VCC	P	<b>Supply Voltage.</b> When voltage is applied within normal limits, the device is fully accessible and data can be written and read. When a backup supply is connected to the device and VCC is below VPF, reads and writes are inhibited. However, the timekeeping function continues unaffected by the lower input voltage.
3	VBAT	P	+3V Battery Input. Backup supply input for any standard 3V lithium cell or other energy source. Battery voltage must be held between the minimum and maximum limits for proper operation. If a backup supply is not required, VBAT must be grounded. UL recognized to ensure against reverse charging when used with a lithium battery.
4	GND	P	<b>Ground.</b> DC power is provided to the device on these pins. VCC is the primary power input. When voltage is applied within normal limits, the device is fully accessible and data can be written and read. When a backup supply is connected to the device and VCC is below VPF, reads and writes are inhibited. However, the timekeeping function continues unaffected by the lower input voltage.



## **Function Block**



## **Maximum Ratings**

Storage Temperature	55°Cto +125°C
Ambient Temperature with Power Applied	
Supply Voltage to Ground Potential (Vcc to GND)	
DC Input (All Other Inputs except Vcc & GND)	0.3V to +6.5V
DC Output Voltage (SDA, /INTA, /INTB pins)	-0.3V to +6.5V
DC Output Current (FOUT)	0.3V to $(V_{cc}+0.3V)$
Power Dissipation	320mW (depend on package)

#### Note:

Stresses greater than those listed under MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

# **Recommended Operating Conditions**

 $(V_{CC} = V_{CC(MIN)})$  to  $V_{CC(MAX)}$ ,  $T_A = -40$ °C to +85°C.) (Note 1)

Parameter	Symbol	Conditions	Min.	Typ.	Max.	Unit
Supply Voltage	$V_{CC}$	PT7C433833	2.7	3.3	5.5	
Logic 1	$V_{IH}$	Note 2	0.7 * V <sub>CC</sub>	-	$V_{CC} + 0.3$	
Logic 0	$V_{\rm IL}$	Note 2	-0.3	-	+0.3 * V <sub>CC</sub>	V
Power-Fail Voltage	$V_{PF}$	PT7C433833	-	2.59	-	
V <sub>BAT</sub> Battery Voltage	$V_{BAT}$	Note 2	1.5	3.0	3.7	

**Note 1:** Limits at -40  $^{\circ}$ C are guaranteed by design and not production tested.

Note 2: All voltages are referenced to ground.



## **DC** Electrical Characteristics

 $(V_{CC} = V_{CC(MIN)}$  to  $V_{CC(MAX)},\, T_A = -40\,^{\circ}\!\text{C}$  to  $+85\,^{\circ}\!\text{C.})$  (Note 1)

Parameter	Symbol	Conditions	Min.	Typ.	Max.	Unit	
V <sub>BAT</sub> Battery Voltage	$V_{BAT}$	Note 2	1.5	-	3.7	V	
Input Leakage	$I_{LI}$	Note 3	-	-	1	μΑ	
I/O Leakage	$I_{LO}$	Note 4	-	-	1	μΑ	
SDA Logic 0 Output	I	$V_{CC} > 2V; V_{OL} = 0.4V$	3.0	-	-	mA	
SDA Logic o Output	$I_{OLSDA}$	$V_{CC} < 2V; V_{OL} = 0.2 V_{CC}$	3.0	-	-	шА	
		$V_{CC} > 2V; V_{OL} = 0.4V$	3.0	-	-	mA	
SQW/OUT Logic 0 Output	$I_{OLSQW}$	$1.71V < V_{CC} < 2V; V_{OL} = 0.2 V_{CC}$	3.0	-	-	ША	
		$1.5V < V_{CC} < 1.71V; V_{OL} = 0.2 V_{CC}$	250	-	-	μΑ	
Active Supply Current (Note 5)	$I_{CCA}$	PT7C433833	-	120	200	μΑ	
Standby Current (Note 6)	$I_{CCS}$	PT7C433833	-	85	125	μΑ	
V <sub>BAT</sub> Leakage Current (V <sub>CC</sub>	Ī	_	_	25	100	nA	
Active)	I <sub>BATLKG</sub>	<del>-</del>	_	23	100	шд	

 $(V_{CC} = 0V, T_A = -40^{\circ}C \text{ to } +85^{\circ}C.) \text{ (Note 1)}$ 

Parameter	Symbol	Min.	Тур.	Max.	Unit
V <sub>BAT</sub> Current (OSC ON); V <sub>BAT</sub> =3.7V, SQW/OUT OFF (Note 7)	$I_{BATOSC1}$	-	400	1200	nA
V <sub>BAT</sub> Current (OSC ON); V <sub>BAT</sub> =3.7V, SQW/OUT ON (32kHz) (Note 7)	I <sub>BATOSC2</sub>	-	570	1400	nA
$V_{BAT}$ Data-Retention Current (OSC OFF); $V_{BAT} = 3.7V$ (Note 7)	$I_{BATDAT}$	-	-	300	nA

**Note 1:** Limits at -40  $^{\circ}$ C are guaranteed by design and not production tested.

Note 2: All voltages are referenced to ground.

Note 3: SCL only.

Note 4: SDA and SQW/OUT.

**Note 5:** ICCA-----SCL clocking at max frequency = 400kHz.


**Note 6:** Specified with the I2C bus inactive.

**Note 7:** Measured with a 32.768kHz crystal attached to X1 and X2.

# **AC Electrical Characteristics**

Sym	Description	Value	Unit
$V_{HM}$	Rising and falling threshold voltage high	$0.7~\mathrm{V_{CC}}$	V
$V_{\rm HL}$	Rising and falling threshold voltage low	$0.3  \mathrm{V}_{\mathrm{CC}}$	V

### Measurement level





# PT7C433833 Real-time Clock Module (I<sup>2</sup>C Bus)

 $(T_A = -40^{\circ}C \text{ to } +85^{\circ}C) \text{ (Note 1)}$ 

Parameter	Symbol	Conditions	Min.	Тур.	Max.	Unit	
SCL Clock Frequency	f	Fast mode	100	-	400	kHz	
SCL Clock Prequency	$f_{SCL}$	Standard mode	-	-	100	KIIZ	
Bus Free Time Between STOP and	4	Fast mode	1.3	-	-		
START condition	$t_{ m BUF}$	Standard mode	4.7	-	-	μs	
Hold Time (Repeated) START Condition	4	Fast mode	0.6	-	-		
(Note 2)	$t_{ m HD:STA}$	Standard mode	4.0	-	-	μs	
LOW Period of SCL Clock		Fast mode	1.3	-	-		
LOW Period of SCL Clock	$t_{ m LOW}$	Standard mode	4.7	-	-	μs	
HIGH Period of SCL Clock	,	Fast mode	0.6	-	-		
HIGH Period of SCL Clock	$t_{ m HIGH}$	Standard mode	4.0	-	-	μs	
Setup Time of Repeated START		Fast mode	0.6	-	-		
Condition	$t_{SU:STA}$	Standard mode	4.7	-	-	μs	
Data Hold Time (Note 3, 4)		Fast mode	0	-	0.9		
Data Hold Time (Note 3, 4)	$t_{\rm HD:STA}$	Standard mode	0	-	-	μs	
Data Setup Time (Note 5)		Fast mode	100	-	-		
Data Setup Time (Note 3)	$t_{ m SU:STA}$	Standard mode	250	-	-	ns	
Rise Time of Both SDA and SCL Signals		Fast mode	20+0.1C <sub>B</sub>	-	300		
(Note 6)	t <sub>r</sub>	Standard mode	20+0.1C <sub>B</sub>	-	1000	ns	
Fall Time of Both SDA and SCL Signals		Fast mode	20+0.1C <sub>B</sub>	-	300		
(Note 6)	$t_{\mathrm{f}}$	Standard mode	20+0.1C <sub>B</sub>	-	300	ns	
Setum Time for STOP Condition		Fast mode	0.6	-	-		
Setup Time for STOP Condition	$t_{ m SU:STO}$	Standard mode	4.0	-	-	μs	
Capacitance Load for Each Bus Line	$C_{B}$	Note 6	-	-	400	pF	
I/O Capacitance (SDA, SCL)	$C_{I/O}$	Note 1	-	-	10	pF	
Oscillator Stop Flag (OSF) Delay	$t_{OSF}$	Note 7	-	100	-	ms	

Note 1: Limits of full temperature are guaranteed by design not production test.

**Note 2:** After this period, the first clock pulse is generated.

**Note 3:** A device must internally provide a hold time of at least 300ns for the SDA signal (referred to the V<sub>IHMIN</sub> of the SCL signal) to bridge the undefined region of the falling edge of SCL.

Note 4: The maximum  $t_{\text{HD:DAT}}$  need only be met if the device does not stretch the LOW period  $(t_{\text{LOW}})$  of the SCL signal.


Note 5: A fast-mode device can be used in a standard-mode system, but the requirement  $t_{SU:DAT} \ge$  to 250ns must then be met. This is automatically the case if the device does not stretch the LOW period of the SCL signal. If such a device does stretch the LOW period of the SCL signal, it must output the next data bit to the SDA line  $t_{r,MAX} + t_{SU:DAT} = 1000 + 250 = 1250$ ns before the SCL line is released.

**Note 6:** C<sub>B</sub>-----total capacitance of one bus line in pF.

**Note 7:** The parameter  $t_{OSF}$  is the time period the oscillator must be stopped for the OSF flag to be set over the voltage range of  $0.0V \le VCC \le VCC$  MAX and  $1.3V \le VBAT \le 3.7V$ .



### **Timing Diagram**



## Power-Up/Power-Down Characteristics


 $(T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}) \text{ (Note 1, Fig 3)}$ 

Parameter	Symbol	Min.	Typ.	Max.	Unit
Recovery at Power-Up (Note 2)	$t_{REC}$	-	-	2	ms
$V_{CC}$ Fall Time: $V_{PF(MAX)}$ to $V_{PF(MIN)}$	t <sub>VCCF</sub>	300	-	-	μs
$V_{CC}$ Rise Time: $V_{PF(MIN)}$ to $V_{PF(MAX)}$	t <sub>VCCR</sub>	0	-	-	μs

**Note 1:** Limits at -40 °C are guaranteed by design and not production tested.


**Note 2:** This delay applies only if the oscillator is enabled and running. If the oscillator is disabled or stopped, no power-up delay occurs.

Fig 3. Power-Up/Power-Down Timing





## **Recommended Layout for Crystal**



**Built-in Capacitors Specifications and Recommended External Capacitors** 

Parameter		Symbol	Тур	Unit
Build-in capacitors	X1 to GND	$C_{G}$	20	pF
Build-in capacitors	X2 to GND	$C_D$	20	pF
Recommended External	X1 to GND	$C_1$	4	pF
capacitors	X2 to GND	$C_2$	4	pF

**Note**: The frequency of crystal can be optimized by external capacitor  $C_1$  and  $C_2$ , for frequency=32.768KHz,  $C_1$  and  $C_2$  should meet the equation as below:

 $Cpar + [(C_1+C_G)*(C_2+C_D)]/[(C_1+C_G)+(C_2+C_D)] = C_L$ 

Cpar is all parasitical capacitor between X1 and X2.

C<sub>L</sub> is crystal's load capacitance.

## **Crystal Specifications**

Parameter	Symbol	Min	Тур	Max	Unit
Nominal Frequency	$f_{O}$	•	32.768	=	kHz
Series Resistance	ESR	=	=	70	kΩ
Load Capacitance	$C_{\mathrm{L}}$	=	12.5	=	pF



## **Function Description**

#### **Overview of Functions**

#### **Clock function**

CPU can read or write data including the year (last two digits), month, date, day, hour, minute, and second. Any (two-digit) year that is a multiple of 4 is treated as a leap year and calculated automatically as such until the year 2100.

### Programmable square wave output

A square wave output enable bit controls square wave output at pin 7. 4 frequencies are selectable: 1, 4.096k, 8.192k, 32.768k Hz.

## Interface with CPU

Data is read and written via the I<sup>2</sup>C bus interface using two signal lines: SCL (clock) and SDA (data).

Since the output of the I/O pin SDA is open drain, a pull-up resistor should be used on the circuit board if the CPU output I/O is also open drain.

The SCL's maximum clock frequency is 400 kHz, which supports the I<sup>2</sup>C bus's high-speed mode.

#### Oscillator enable/disable

Oscillator can be enabled or disabled by /EOSC bit.

#### Registers

Allocation of registers

Addr.	Function	Register definition							
(hex)*1	runcuon	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
00	Seconds (00-59)	/EOSC*2	S40	S20	S10	S8	S4	S2	S1
01	Minutes (00-59)	0	M40	M20	M10	M8	M4	M2	M1
02	Hours (00-23 / 01-12)	0	12, /24	H20 or P, /A	H10	Н8	H4	H2	H1
03	Days of the week (01-07)	0	0	0	0	0	W4	W2	W1
04	Dates (01-31)	0	0	D20	D10	D8	D4	D2	D1
05	Months (01-12)	0	0	0	MO10	MO8	MO4	MO2	MO1
06	Years (00-99)	Y80	Y40	Y20	Y10	Y8	Y4	Y2	Y1
07	Control*3	OUT*4	0	OSF	SQWE*5	0	0	RS1*6	RS0 <sup>*6</sup>
08~3F	RAM*7	-	-	-	-	-	-	-	-

#### Caution points:

- \*1. PT7C4338 uses 6 bits for address. That is if write data to 41H, the data will be written to 01H address register.
- \*2. Oscillator Enable bit. When this bit is set to 1, oscillator is stopped but time count chain is still active.
- \*3. Control register was used to select SQW/OUT pin output square wave with one of 4 kinds of frequency or DC level.
- \*4. Control SQW/OUT pin output DC level when square wave is disabled.
- \*5. Square wave outputs enable at SQW/OUT pin.
- \*6. Square wave output frequency select.
- \*7. PT7C4338 has 56×8 static RAM for customer use. It is volatile RAM.
- \*8. All bits marked with "0" are read-only bits. Their value when read is always "0". All bits marked with "-" are customer using space.



## Control and status register

Addr. (hex)	Description	D7	D6	D5	D4	D3	D2	D1	D0
07	Control	OUT	0	OSF	SQWE	0	0	RS1	RS0
	(default)	1	0	1	1	0	0	1	1

#### OUT

It controls the output level of the SQW/OUT pin when the square wave output is disabled.

OUT	Data	Description	
Read / Write	0	When SQWE = 0, SQW/OUT pin output low.	
Read / Wille	1	When SQWE = 0, SQW/OUT pin output high. Defaul	lt

## • SQWE (Square Wave Enable)

This bit, when set to logic 1, will enable the oscillator output. The frequency of the square wave output depends upon the value of the RS0 and RS1 bits. With the square wave output set to 1Hz, the clock registers update on the falling edge of the square wave.

#### RS (Rate Select)

These bits control the frequency of the square wave output when the square wave output has been enabled.

RS1, RS0	Data	SQW output freq. (Hz)
	00	1
Read / Write	01	4.096k
Read / Wille	10	8.192k
	11	32.768k Default

## • OSF(Oscillator Stop Flag)

Logic 1 in this bit indicates that the oscillator either is stopped or was stopped for some period of time and may be used to judge the validity of the clock and calendar data. This bit is set to logic 1 anytime that the oscillator stops. The following are examples of conditions that can cause the OSF bit to be set:

- 1) The first time power is applied.
- 2) The voltage present on VCC and VBAT is insufficient to support oscillation.
- 3) The /EOSC bit is set to 1, disabling the oscillator.
- 4) External influences on the crystal (e.g., noise, leakage, etc.).

This bit remains at logic 1 until written to logic 0. This bit can only be written to logic 0. Attempting to write OSF bit to logic 1 leaves the value unchanged.



#### **Time Counter**

Time digit display (in BCD code):

- Second digits: Range from 00 to 59 and carried to minute digits when incremented from 59 to 00.
- Minute digits: Range from 00 to 59 and carried to hour digits when incremented from 59 to 00.
- Hour digits: See description on the /12, 24 bit. Carried to day and day-of-the-week digits when incremented from 11 p.m. to 12 a.m. or 23 to 00.

Addr. (hex)	Description	D7	D6	D5	D4	D3	D2	D1	D0
00	Seconds	/EOSC	S40	S20	S10	S8	S4	S2	S1
	(default)	0	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined
01	Minutes	0	M40	M20	M10	M8	M4	M2	M1
01	(default)	0	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined
02	Hours	0	12, /24	H20 or P,/A	H10	Н8	H4	H2	H1
02	(default)	0	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined

#### • 12, /24 bit

This bit is used to select between 12-hour clock system and 24-hour clock system.

12, /24	Data	Description
Read / Write	0	24-hour system
Read / Write	1	12-hour system

This bit is used to select between 12-hour clock operation and 24-hour clock operation.

12, /24	Description		Hours	register	
		24-hour clock	12-hour clock	24-hour clock	12-hour clock
		00	52 ( AM 12 )	12	72 ( PM 12)
0	24 hove time display	01	41 ( AM 01 )	13	61 ( PM 01 )
U	24-hour time display	02	42 ( AM 02 )	14	62 ( PM 02 )
		03	43 ( AM 03 )	15	63 ( PM 03 )
		04	44 ( AM 04 )	16	64 ( PM 04 )
		05	45 ( AM 05 )	17	65 ( PM 05 )
		06	46 ( AM 06 )	18	66 ( PM 06 )
		07	47 ( AM 07 )	19	67 ( PM 07 )
1	10.1	08	48 ( AM 08 )	20	68 ( PM 08 )
1	12-hour time display	09	49 ( AM 09 )	21	69 ( PM 09 )
		10	50 ( AM 10 )	22	70 ( PM 10 )
		11	51 ( AM 11 )	23	71 (PM 11)

<sup>\*</sup> Be sure to select between 12-hour and 24-hour clock operation before writing the time data.



### Days of the week Counter

The day counter is a divide-by-7 counter that counts from 01 to 07 and up 07 before starting again from 01. Values that correspond to the day of week are user defined but must be sequential (i.e., if 1 equals Sunday, then 2 equals Monday, and so on). Illogical time and date entries result in undefined operation.

Addr. (hex)	Description	D7	D6	D5	D4	D3	D2	D1	D0
03	Days of the week	0	0	0	0	0	W4	W2	W1

#### **Calendar Counter**

The data format is BCD format.

• Day digits: Range from 1 to 31 (for January, March, May, July, August, October and December).

Range from 1 to 30 (for April, June, September and November).

Range from 1 to 29 (for February in leap years).

Range from 1 to 28 (for February in ordinary years).

Carried to month digits when cycled to 1.

- Month digits: Range from 1 to 12 and carried to year digits when cycled to 1.
- Year digits: Range from 00 to 99 and 00, 04, 08, ..., 92 and 96 are counted as leap years.

Addr. (hex)	Description	D7	D6	D5	D4	D3	D2	D1	D0
04	Dates	0	0	D20	D10	D8	D4	D2	D1
04	(default)	0	0	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined
05	Months	0	0	0	M10	M8	M4	M2	M1
03	(default)	0	0	0	Undefined	Undefined	Undefined	Undefined	Undefined
06	Years	Y80	Y40	Y20	Y10	Y8	Y4	Y2	Y1
00	(default)	Undefined							

Note: Any registered imaginary time should be replaced by correct time, otherwise it will cause the clock counter malfunction.



## I<sup>2</sup>C Bus Interface

## Overview of I<sup>2</sup>C-BUS


The I<sup>2</sup>C bus supports bi-directional communications via two signal lines: the SDA (data) line and SCL (clock) line. A combination of these two signals is used to transmit and receive communication start/stop signals, data signals, acknowledge signals, and so on. Both the SCL and SDA signals are held at high level whenever communications are not being performed. The starting and stopping of communications is controlled at the rising edge or falling edge of SDA while SCL is at high level. During data transfers, data changes that occur on the SDA line are performed while the SCL line is at low level, and on the receiving side the data is captured while the SCL line is at high level. In either case, the data is transferred via the SCL line at a rate of one bit per clock pulse. The I<sup>2</sup>C bus device does not include a chip select pin such as is found in ordinary logic devices. Instead of using a chip select pin, slave addresses are allocated to each device and the receiving device responds to communications only when its slave address matches the slave address in the received data.

## **System Configuration**

All ports connected to the I<sup>2</sup>C bus must be either open drain or open collector ports in order to enable AND connections to multiple devices.

SCL and SDA are both connected to the VDD line via a pull-up resistance. Consequently, SCL and SDA are both held at high level when the bus is released (when communication is not being performed).


Fig 1. System configuration





# Starting and Stopping I<sup>2</sup>C Bus Communications

Fig 2. Starting and stopping on I<sup>2</sup>C bus



#### 1) START condition, repeated START condition, and STOP condition

- a) START condition
  - SDA level changes from high to low while SCL is at high level
- b) STOP condition
  - SDA level changes from low to high while SCL is at high level
- c) Repeated START condition (RESTART condition)

In some cases, the START condition occurs between a previous START condition and the next STOP condition, in which case the second START condition is distinguished as a RESTART condition. Since the required status is the same as for the START condition, the SDA level changes from high to low while SCL is at high level.


## 2) Data Transfers and Acknowledge Responses during I<sup>2</sup>C-BUS Communication

#### a) Data transfers

Data transfers are performed in 8-bit (1 byte) units once the START condition has occurred. There is no limit on the amount (bytes) of data that are transferred between the START condition and STOP condition.

The address auto increment function operates during both write and read operations.

Updating of data on the transmitter (transmitting side)'s SDA line is performed while the SCL line is at low level. The receiver (receiving side) captures data while the SCL line is at high level.




<sup>\*</sup>Note with caution that if the SDA data is changed while the SCL line is at high level, it will be treated as a START, RESTART, or STOP condition.

# PT7C433833 Real-time Clock Module (I<sup>2</sup>C Bus)

#### b) Data acknowledge response (ACK signal)

When transferring data, the receiver generates a confirmation response (ACK signal, low active) each time an 8-bit data segment is received. If there is no ACK signal from the receiver, it indicates that normal communication has not been established. (This does not include instances where the master device intentionally does not generate an ACK signal.)

Immediately after the falling edge of the clock pulse corresponding to the 8th bit of data on the SCL line, the transmitter releases the SDA line and the receiver sets the SDA line to low (= acknowledge) level.



After transmitting the ACK signal, if the Master remains the receiver for transfer of the next byte, the SDA is released at the falling edge of the clock corresponding to the 9th bit of data on the SCL line. Data transfer resumes when the Master becomes the transmitter.

When the Master is the receiver, if the Master does not send an ACK signal in response to the last byte sent from the slave, that indicates to the transmitter that data transfer has ended. At that point, the transmitter continues to release the SDA and awaits a STOP condition from the Master.

#### **Slave Address**

The  $I^2C$  bus device does not include a chip select pin such as is found in ordinary logic devices. Instead of using a chip select pin, slave addresses are allocated to each device.

All communications begin with transmitting the [START condition] + [slave address (+  $R\overline{/W}$  specification)]. The receiving device responds to this communication only when the specified slave address it has received matches its own slave address.


Slave addresses have a fixed length of 7 bits. See table for the details.

An  $R/\overline{W}$  bit is added to each 7-bit slave address during 8-bit transfers.

#### Table

Operation	Transfer data			Sl	ave addre	SS			R / W bit
Operation	Transici data	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0
Read	D1 h	1	1	0	1	0	0	0	1 (= Read)
Write	D0 h	1	1	U	1	U	U	U	0 (= Write)

#### I<sup>2</sup>C Bus's Basic Transfer Format





### 1) Write via I<sup>2</sup>C bus

Start	1	Slave address (7 bits)  1			write 0	Α		A I	ddr. s	settin	ig 	1	·	А	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit O	Α	Р
1 1 1 1 1 1 1 1					A C K	Add	the	write	start	addr	ess.		A C K	Wri	te dat	ta				l	l	A C K	Stop	

## 2) Read via I<sup>2</sup>C bus

### a) Standard read

S	1	Slav	ve ad	dress (7	1	1	write 0	Α	, 		, , 	ı Addr. 	setti	ng 			А										
Start	Slave address + write s						1	A C K	Addr Spec		the r	read	start a	addre	SS.		A C K										
Sr	1	Slav	ve ad	dress (7	1	0	Read 1	Α	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	А	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	/A	Р

## b) Simplified read

s	Slave address (7 bits)  1	Α	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	А	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	/A	Р
Start	Slave address + read specification	A C K	by th	a is re he int ress a	ad fr ernal	addr	ess r	dress			A C K		addre	regis	ata re ter au or the	ito inc	reme			N O A C K	Sto


#### Note:

- 1. The above steps are an example of transfers of one or two bytes only. There is no limit to the number of bytes transferred during actual communications.
- 2. 49H, 4AH are used as test mode address. Customer should not use the addresses.



## **Mechanical Information**


WE (Lead free and Green SOIC-8)



16



#### **UE(Lead free and Green MSOP-8)**



**Ordering Information** 

5 - 4			
Part Numbe	r	Package Code	Package
PT7C433833V	VE	W	Lead free and Green 8-Pin SOIC
PT7C433833U	JE	U	Lead free and Green 8-Pin MSOP

### Note:

- E = Pb-free and Green
- Adding X Suffix= Tape/Reel

#### Pericom Semiconductor Corporation • 1-800-435-2336 • www.pericom.com

Pericom reserves the right to make changes to its products or specifications at any time, without notice, in order to improve design or performance and to supply the best possible product. Pericom does not assume any responsibility for use of any circuitry described other than the circuitry embodied in Pericom product. The company makes no representations that circuitry described herein is free from patent infringement or other rights, of Pericom.