

IS41C16105

IS41LV16105



1M x 16 (16-MBIT) DYNAMIC RAM WITH FAST PAGE MODE

FEATURES

- TTL compatible inputs and outputs; tristate I/O
- Refresh Interval: 1,024 cycles/16 ms
- Refresh Mode: RAS-Only, CAS-before-RAS (CBR), Hidden
- JEDEC standard pinout
- Single power supply:
 5V ± 10% (IS41C16105)
 3.3V ± 10% (IS41LV16105)
- Byte Write and Byte Read operation via two CAS
- Industrial temperature range -40°C to 85°C

DESCRIPTION

The *ICSI* IS41C16105 and IS41LV16105 are 1,048,576 x 16-bit high-performance CMOS Dynamic Random Access Memories. Fast Page Mode allows 1,024 random accesses within a single row with access cycle time as short as 20 ns per 16-bit word. The Byte Write control, of upper and lower byte, makes the IS41C16105 ideal for use in 16-, 32-bit wide data bus systems.

These features make the IS41C16105 and IS41LV16105 ideally suited for high-bandwidth graphics, digital signal processing, high-performance computing systems, and peripheral applications.


The IS41C16105 and IS41LV16105 are packaged in a 42-pin 400mil SOJ and 400mil 44- (50-) pin TSOP-2.

KEY TIMING PARAMETERS


Parameter	-50	-60	Unit
Max. <u>RAS</u> Access Time (t _{RA})	50	60	ns
Max. <u>CAS</u> Access Time (t _{CA})	13	15	ns
Max. Column Address Access Time (t _{AA})	25	30	ns
Min. Fast Page Mode Cycle Time (t _{PC})	20	25	ns
Min. Read/Write Cycle Time (t _{RC})	84	104	ns

PIN CONFIGURATIONS

44(50)-Pin TSOP-2



FUNCTIONAL BLOCK DIAGRAM



TRUTH TABLE

Function	RAS	LCAS	UCAS	WE	OE	Address tr/tc	I/O
Standby	H	H	H	X	X	X	High-Z
Read: Word	L	L	L	H	L	ROW/COL	DOUT
Read: Lower Byte	L	L	H	H	L	ROW/COL	Lower Byte, DOUT Upper Byte, High-Z
Read: Upper Byte	L	H	L	H	L	ROW/COL	Lower Byte, High-Z Upper Byte, DOUT
Write: Word (Early Write)	L	L	L	L	X	ROW/COL	DIN
Write: Lower Byte (Early Write)	L	L	H	L	X	ROW/COL	Lower Byte, DIN Upper Byte, High-Z
Write: Upper Byte (Early Write)	L	H	L	L	X	ROW/COL	Lower Byte, High-Z Upper Byte, DIN
Read-Write ^(1,2)	L	L	L	H→L	L→H	ROW/COL	DOUT, DIN
Hidden Refresh	Read ⁽²⁾ Write ^(1,3)	L→H→L	L	H	L	ROW/COL	DOUT
		L→H→L	L	L	X	ROW/COL	DOUT
RAS-Only Refresh	L	H	H	X	X	ROW/NA	High-Z
CBR Refresh ⁽⁴⁾	H→L	L	L	X	X	X	High-Z

Notes:

1. These WRITE cycles may also be BYTE WRITE cycles (either LCAS or UCAS active).
2. These READ cycles may also be BYTE READ cycles (either LCAS or UCAS active).
3. EARLY WRITE only.
4. At least one of the two CAS signals must be active (LCAS or UCAS).

Functional Description

The IS41C16105 and IS41LV16105 is a CMOS DRAM optimized for high-speed bandwidth, low power applications. During READ or WRITE cycles, each bit is uniquely addressed through the 10 address bits. These are entered ten bits (A0-A9) at a time. The row address is latched by the Row Address Strobe ($\overline{\text{RAS}}$). The column address is latched by the Column Address Strobe ($\overline{\text{CAS}}$). $\overline{\text{RAS}}$ is used to latch the first ten bits and $\overline{\text{CAS}}$ is used the latter ten bits.

The IS41C16105 and IS41LV16105 has two $\overline{\text{CAS}}$ controls, $\overline{\text{LCAS}}$ and $\overline{\text{UCAS}}$. The $\overline{\text{LCAS}}$ and $\overline{\text{UCAS}}$ inputs internally generates a $\overline{\text{CAS}}$ signal functioning in an identical manner to the single $\overline{\text{CAS}}$ input on the other 1M x 16 DRAMs. The key difference is that each $\overline{\text{CAS}}$ controls its corresponding I/O tristate logic (in conjunction with $\overline{\text{OE}}$ and $\overline{\text{WE}}$ and $\overline{\text{RAS}}$). $\overline{\text{LCAS}}$ controls I/O0 through I/O7 and $\overline{\text{UCAS}}$ controls I/O8 through I/O15.

The IS41C16105 and IS41LV16105 $\overline{\text{CAS}}$ function is determined by the first $\overline{\text{CAS}}$ (LCAS or UCAS) transitioning LOW and the last transitioning back HIGH. The two $\overline{\text{CAS}}$ controls give the IS41C16105 and IS41LV16105 both BYTE READ and BYTE WRITE cycle capabilities.

Memory Cycle

A memory cycle is initiated by bring $\overline{\text{RAS}}$ LOW and it is terminated by returning both $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ HIGH. To ensures proper device operation and data integrity any memory cycle, once initiated, must not be ended or aborted before the minimum t_{RAS} time has expired. A new cycle must not be initiated until the minimum precharge time t_{RP} , t_{CP} has elapsed.

Read Cycle

A read cycle is initiated by the falling edge of $\overline{\text{CAS}}$ or $\overline{\text{OE}}$, whichever occurs last, while holding $\overline{\text{WE}}$ HIGH. The column address must be held for a minimum time specified by t_{AR} . Data Out becomes valid only when t_{RAC} , t_{AA} , t_{CAC} and t_{OEAA} are all satisfied. As a result, the access time is dependent on the timing relationships between these parameters.

Write Cycle

A write cycle is initiated by the falling edge of $\overline{\text{CAS}}$ and $\overline{\text{WE}}$, whichever occurs last. The input data must be valid at or before the falling edge of $\overline{\text{CAS}}$ or $\overline{\text{WE}}$, whichever occurs last.

Refresh Cycle

To retain data, 1,024 refresh cycles are required in each 16 ms period. There are two ways to refresh the memory.

1. By clocking each of the 1,024 row addresses (A0 through A9) with $\overline{\text{RAS}}$ at least once every 16 ms. Any read, write, read-modify-write or $\overline{\text{RAS}}$ -only cycle refreshes the addressed row.
2. Using a $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh cycle. $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh is activated by the falling edge of $\overline{\text{RAS}}$, while holding $\overline{\text{CAS}}$ LOW. In $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh cycle, an internal 10-bit counter provides the row addresses and the external address inputs are ignored.

$\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ is a refresh-only mode and no data access or device selection is allowed. Thus, the output remains in the High-Z state during the cycle.

Power-On

After application of the V_{CC} supply, an initial pause of 200 μs is required followed by a minimum of eight initialization cycles (any combination of cycles containing a $\overline{\text{RAS}}$ signal).

During power-on, it is recommended that $\overline{\text{RAS}}$ track with V_{CC} or be held at a valid V_{IH} to avoid current surges.

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Symbol	Parameters		Rating	Unit
V _T	Voltage on Any Pin Relative to GND	5V	−1.0 to +7.0	V
		3.3V	−0.5 to +4.6	
V _{CC}	Supply Voltage	5V	−1.0 to +7.0	V
		3.3V	−0.5 to +4.6	
I _{OUT}	Output Current		50	mA
P _D	Power Dissipation		1	W
T _A	Commercial Operation Temperature		0 to +70	°C
	Industrial Operation Temperature		−40 to +85	°C
T _{STG}	Storage Temperature		−55 to +125	°C

Note:

1. Stress greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED OPERATING CONDITIONS (Voltages are referenced to GND.)

Symbol	Parameter		Min.	Typ.	Max.	Unit
V _{CC}	Supply Voltage	5V	4.5	5.0	5.5	V
		3.3V	3.0	3.3	3.6	
V _{IH}	Input High Voltage	5V	2.4	—	V _{CC} + 1.0	V
		3.3V	2.0	—	V _{CC} + 0.3	
V _{IL}	Input Low Voltage	5V	−1.0	—	0.8	V
		3.3V	−0.3	—	0.8	
T _A	Commercial Ambient Temperature		0	—	70	°C
	Industrial Ambient Temperature		−40	—	85	°C

CAPACITANCE^(1,2)

Symbol	Parameter		Max.	Unit
C _{IN1}	Input Capacitance: A0-A9		5	pF
C _{IN2}	Input Capacitance: <u>RAS</u> , <u>UCAS</u> , <u>LCAS</u> , <u>WE</u> , <u>OE</u>		7	pF
C _{IO}	Data Input/Output Capacitance: I/O0-I/O15		7	pF

Notes:

1. Tested initially and after any design or process changes that may affect these parameters.
2. Test conditions: T_A = 25°C, f = 1 MHz,

ELECTRICAL CHARACTERISTICS⁽¹⁾

(Recommended Operating Conditions unless otherwise noted.)

Symbol	Parameter	Test Condition	Speed	Min.	Max.	Unit
I _{IL}	Input Leakage Current	Any input $0V \leq V_{IN} \leq V_{CC}$ Other inputs not under test = 0V		-5	5	μA
I _{IO}	Output Leakage Current	Output is disabled (Hi-Z) $0V \leq V_{OUT} \leq V_{CC}$		-5	5	μA
V _{OH}	Output High Voltage Level	$I_{OH} = -5.0 \text{ mA (5V)}$ $I_{OH} = -2.0 \text{ mA (3.3V)}$		2.4	—	V
V _{OL}	Output Low Voltage Level	$I_{OL} = 4.2 \text{ mA (5V)}$ $I_{OL} = 2.0 \text{ mA (3.3V)}$		—	0.4	V
I _{CC1}	Standby Current: TTL	$\overline{RAS}, \overline{LCAS}, \overline{UCAS} \geq V_{IH}$ Commercial $\overline{RAS}, \overline{LCAS}, \overline{UCAS} \geq V_{IH}$ 5V — 2 mA $\overline{RAS}, \overline{LCAS}, \overline{UCAS} \geq V_{IH}$ 3.3V — 1 mA Extended & Industrial 5V — 3 mA 3.3V — 2 mA		5V	—	2 mA
I _{CC2}	Standby Current: CMOS	$\overline{RAS}, \overline{LCAS}, \overline{UCAS} \geq V_{CC} - 0.2V$		5V	—	1 mA
		3.3V — 0.5 mA		3.3V	—	0.5 mA
I _{CC3}	Operating Current: Random Read/Write ^(2,3,4) Average Power Supply Current	$\overline{RAS}, \overline{LCAS}, \overline{UCAS}$, Address Cycling, $t_{RC} = t_{PC}$ (min.)		-50	—	160 mA
				-60	—	145 mA
I _{CC4}	Operating Current: Fast Page Mode ^(2,3,4) Average Power Supply Current	$\overline{RAS} = V_{IL}, \overline{LCAS}, \overline{UCAS}$, Cycling $t_{PC} = t_{RC}$ (min.)		-50	—	90 mA
				-60	—	80 mA
I _{CC5}	Refresh Current: \overline{RAS} -Only ^(2,3) Average Power Supply Current	\overline{RAS} Cycling, $\overline{LCAS}, \overline{UCAS} \geq V_{IH}$ $t_{RC} = t_{PC}$ (min.)		-50	—	160 mA
				-60	—	145 mA
I _{CC6}	Refresh Current: CBR ^(2,3,5) Average Power Supply Current	$\overline{RAS}, \overline{LCAS}, \overline{UCAS}$ Cycling $t_{RC} = t_{PC}$ (min.)		-50	—	160 mA
				-60	—	145 mA

Notes:

1. An initial pause of $200 \mu s$ is required after power-up followed by eight \overline{RAS} refresh cycles (\overline{RAS} -Only or CBR) before proper device operation is assured. The eight \overline{RAS} cycles wake-up should be repeated any time the t_{REF} refresh requirement is exceeded.
2. Dependent on cycle rates.
3. Specified values are obtained with minimum cycle time and the output open.
4. Column-address is changed once each Fast page cycle.
5. Enables on-chip refresh and address counters.

AC CHARACTERISTICS^(1,2,3,4,5,6)

(Recommended Operating Conditions unless otherwise noted.)

Symbol	Parameter	-50		-60		Units
		Min.	Max.	Min.	Max.	
t _{RC}	Random READ or WRITE Cycle Time	84	—	104	—	ns
t _{RCAC}	Access Time from $\overline{\text{RAS}}^{(6, 7)}$	—	50	—	60	ns
t _{CAAC}	Access Time from $\overline{\text{CAS}}^{(6, 8, 15)}$	—	13	—	15	ns
t _{AA}	Access Time from Column-Address ⁽⁶⁾	—	25	—	30	ns
t _{TRAS}	$\overline{\text{RAS}}$ Pulse Width	50	10K	60	10K	ns
t _{RP}	$\overline{\text{RAS}}$ Precharge Time	30	—	40	—	ns
t _{TCAS}	$\overline{\text{CAS}}$ Pulse Width ⁽²⁶⁾	8	10K	10	10K	ns
t _{CP}	$\overline{\text{CAS}}$ Precharge Time ^(9, 25)	9	—	9	—	ns
t _{CSH}	$\overline{\text{CAS}}$ Hold Time ⁽²¹⁾	38	—	40	—	ns
t _{TRCD}	$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ Delay Time ^(10, 20)	12	37	14	45	ns
t _{TASR}	Row-Address Setup Time	0	—	0	—	ns
t _{TRAH}	Row-Address Hold Time	8	—	10	—	ns
t _{TASC}	Column-Address Setup Time ⁽²⁰⁾	0	—	0	—	ns
t _{CAH}	Column-Address Hold Time ⁽²⁰⁾	8	—	10	—	ns
t _{TAR}	Column-Address Hold Time (referenced to $\overline{\text{RAS}}$)	30	—	40	—	ns
t _{TRAD}	$\overline{\text{RAS}}$ to Column-Address Delay Time ⁽¹¹⁾	10	25	12	30	ns
t _{TRAL}	Column-Address to $\overline{\text{RAS}}$ Lead Time	25	—	30	—	ns
t _{TRPC}	$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ Precharge Time	5	—	5	—	ns
t _{TRSH}	$\overline{\text{RAS}}$ Hold Time ⁽²⁷⁾	8	—	10	—	ns
t _{TRHCP}	$\overline{\text{RAS}}$ Hold Time from $\overline{\text{CAS}}$ Precharge	37	—	37	—	ns
t _{TCLZ}	$\overline{\text{CAS}}$ to Output in Low-Z ^(15, 29)	0	—	0	—	ns
t _{TCRP}	$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ Precharge Time ⁽²¹⁾	5	—	5	—	ns
t _{TOD}	Output Disable Time ^(19, 28, 29)	3	15	3	15	ns
t _{TOE}	Output Enable Time ^(15, 16)	—	13	—	15	ns
t _{TOED}	Output Enable Data Delay (Write)	20	—	20	—	ns
t _{TOEHC}	$\overline{\text{OE}}$ HIGH Hold Time from $\overline{\text{CAS}}$ HIGH	5	—	5	—	ns
t _{TOEP}	$\overline{\text{OE}}$ HIGH Pulse Width	10	—	10	—	ns
t _{TOES}	$\overline{\text{OE}}$ LOW to $\overline{\text{CAS}}$ HIGH Setup Time	5	—	5	—	ns
t _{TRCS}	Read Command Setup Time ^(17, 20)	0	—	0	—	ns
t _{TRRH}	Read Command Hold Time (referenced to $\overline{\text{RAS}}$) ⁽¹²⁾	0	—	0	—	ns
t _{TRCH}	Read Command Hold Time (referenced to $\overline{\text{CAS}}$) ^(12, 17, 21)	0	—	0	—	ns
t _{TWCH}	Write Command Hold Time ^(17, 27)	8	—	10	—	ns
t _{TWCR}	Write Command Hold Time (referenced to $\overline{\text{RAS}}$) ⁽¹⁷⁾	40	—	50	—	ns
t _{TWP}	Write Command Pulse Width ⁽¹⁷⁾	8	—	10	—	ns
t _{TWPZ}	$\overline{\text{WE}}$ Pulse Widths to Disable Outputs	10	—	10	—	ns
t _{TRWL}	Write Command to $\overline{\text{RAS}}$ Lead Time ⁽¹⁷⁾	13	—	15	—	ns
t _{TCWL}	Write Command to $\overline{\text{CAS}}$ Lead Time ^(17, 21)	8	—	10	—	ns
t _{TWCS}	Write Command Setup Time ^(14, 17, 20)	0	—	0	—	ns
t _{TDHR}	Data-in Hold Time (referenced to $\overline{\text{RAS}}$)	39	—	39	—	ns

AC CHARACTERISTICS (Continued)^(1,2,3,4,5,6)

(Recommended Operating Conditions unless otherwise noted.)

Symbol	Parameter	-50		-60		Units
		Min.	Max.	Min.	Max.	
t _A CH	Column-Address Setup Time to $\overline{\text{CAS}}$ Precharge during WRITE Cycle	15	—	15	—	ns
t _O EH	$\overline{\text{OE}}$ Hold Time from $\overline{\text{WE}}$ during READ-MODIFY-WRITE cycle ⁽¹⁸⁾	8	—	10	—	ns
t _D S	Data-In Setup Time ^(15, 22)	0	—	0	—	ns
t _D H	Data-In Hold Time ^(15, 22)	8	—	10	—	ns
t _R WC	READ-MODIFY-WRITE Cycle Time	108	—	133	—	ns
t _R WD	$\overline{\text{RAS}}$ to $\overline{\text{WE}}$ Delay Time during READ-MODIFY-WRITE Cycle ⁽¹⁴⁾	64	—	77	—	ns
t _C WD	$\overline{\text{CAS}}$ to $\overline{\text{WE}}$ Delay Time ^(14, 20)	26	—	32	—	ns
t _A WD	Column-Address to $\overline{\text{WE}}$ Delay Time ⁽¹⁴⁾	39	—	47	—	ns
t _P C	Fast Page Mode READ or WRITE Cycle Time ⁽²⁴⁾	20	—	25	—	ns
t _R ASP	$\overline{\text{RAS}}$ Pulse Width	50	100K	60	100K	ns
t _C PA	Access Time from $\overline{\text{CAS}}$ Precharge ⁽¹⁵⁾	—	30	—	35	ns
t _P RWC	READ-WRITE Cycle Time ⁽²⁴⁾	56	—	68	—	ns
t _C OH	Data Output Hold after $\overline{\text{CAS}}$ LOW	5	—	5	—	ns
t _O FF	Output Buffer Turn-Off Delay from $\overline{\text{CAS}}$ or $\overline{\text{RAS}}$ ^(13, 15, 19, 29)	1.6	12	1.6	15	ns
t _W HZ	Output Disable Delay from $\overline{\text{WE}}$	3	10	3	10	ns
t _C LCH	Last $\overline{\text{CAS}}$ going LOW to First $\overline{\text{CAS}}$ returning HIGH ⁽²³⁾	10	—	10	—	ns
t _C SR	$\overline{\text{CAS}}$ Setup Time (CBR REFRESH) ^(30, 20)	5	—	5	—	ns
t _C HR	$\overline{\text{CAS}}$ Hold Time (CBR REFRESH) ^(30, 21)	8	—	10	—	ns
t _O RD	$\overline{\text{OE}}$ Setup Time prior to $\overline{\text{RAS}}$ during HIDDEN REFRESH Cycle	0	—	0	—	ns
t _R EF	Auto Refresh Period (1,024 Cycles)	—	16	—	16	ms
t _T	Transition Time (Rise or Fall) ^(2, 3)	1	50	1	50	ns

AC TEST CONDITIONS

Output load: Two TTL Loads and 50 pF ($V_{cc} = 5.0V \pm 10\%$)
 One TTL Load and 50 pF ($V_{cc} = 3.3V \pm 10\%$)


Input timing reference levels: $V_{IH} = 2.4V$, $V_{IL} = 0.8V$ ($V_{cc} = 5.0V \pm 10\%$);
 $V_{IH} = 2.0V$, $V_{IL} = 0.8V$ ($V_{cc} = 3.3V \pm 10\%$)

Output timing reference levels: $V_{OH} = 2.0V$, $V_{OL} = 0.8V$ ($V_{cc} = 5V \pm 10\%$, $3.3V \pm 10\%$)

Notes:

1. An initial pause of 200 μ s is required after power-up followed by eight $\overline{\text{RAS}}$ refresh cycle ($\overline{\text{RAS}}$ -Only or CBR) before proper device operation is assured. The eight $\overline{\text{RAS}}$ cycles wake-up should be repeated any time the t_{REF} refresh requirement is exceeded.
2. V_{IH} (MIN) and V_{IL} (MAX) are reference levels for measuring timing of input signals. Transition times, are measured between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}) and assume to be 1 ns for all inputs.
3. In addition to meeting the transition rate specification, all input signals must transit between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}) in a monotonic manner.
4. If $\overline{\text{CAS}}$ and $\overline{\text{RAS}} = V_{IH}$, data output is High-Z.
5. If $\overline{\text{CAS}} = V_{IL}$, data output may contain data from the last valid READ cycle.
6. Measured with a load equivalent to one TTL gate and 50 pF.
7. Assumes that $t_{RCD} \leq t_{RC}$ (MAX). If t_{RC} is greater than the maximum recommended value shown in this table, t_{RAC} will increase by the amount that t_{RC} exceeds the value shown.
8. Assumes that $t_{RC} \geq t_{RC}$ (MAX).
9. If $\overline{\text{CAS}}$ is LOW at the falling edge of $\overline{\text{RAS}}$, data out will be maintained from the previous cycle. To initiate a new cycle and clear the data output buffer, $\overline{\text{CAS}}$ and $\overline{\text{RAS}}$ must be pulsed for t_{CP} .
10. Operation with the t_{RC} (MAX) limit ensures that t_{RAC} (MAX) can be met. t_{RC} (MAX) is specified as a reference point only; if t_{RC} is greater than the specified t_{RC} (MAX) limit, access time is controlled exclusively by t_{CAC} .
11. Operation within the t_{RAD} (MAX) limit ensures that t_{RC} (MAX) can be met. t_{RAD} (MAX) is specified as a reference point only; if t_{RAD} is greater than the specified t_{RAD} (MAX) limit, access time is controlled exclusively by t_{AA} .
12. Either t_{RCH} or t_{RRH} must be satisfied for a READ cycle.
13. t_{OFF} (MAX) defines the time at which the output achieves the open circuit condition; it is not a reference to V_{OH} or V_{OL} .
14. t_{WCS} , t_{RWD} , t_{AWD} and t_{CWD} are restrictive operating parameters in LATE WRITE and READ-MODIFY-WRITE cycle only. If $t_{WCS} \geq t_{WCS}$ (MIN), the cycle is an EARLY WRITE cycle and the data output will remain open circuit throughout the entire cycle. If $t_{RWD} \geq t_{RWD}$ (MIN), $t_{AWD} \geq t_{AWD}$ (MIN) and $t_{CWD} \geq t_{CWD}$ (MIN), the cycle is a READ-WRITE cycle and the data output will contain data read from the selected cell. If neither of the above conditions is met, the state of I/O (at access time and until $\overline{\text{CAS}}$ and $\overline{\text{RAS}}$ or $\overline{\text{OE}}$ go back to V_{IH}) is indeterminate. $\overline{\text{OE}}$ held HIGH and $\overline{\text{WE}}$ taken LOW after $\overline{\text{CAS}}$ goes LOW result in a LATE WRITE ($\overline{\text{OE}}$ -controlled) cycle.
15. Output parameter (I/O) is referenced to corresponding $\overline{\text{CAS}}$ input, I/O0-I/O7 by $\overline{\text{LCAS}}$ and I/O8-I/O15 by $\overline{\text{UCAS}}$.
16. During a READ cycle, if $\overline{\text{OE}}$ is LOW then taken HIGH before $\overline{\text{CAS}}$ goes HIGH, I/O goes open. If $\overline{\text{OE}}$ is tied permanently LOW, a LATE WRITE or READ-MODIFY-WRITE is not possible.
17. Write command is defined as $\overline{\text{WE}}$ going low.
18. LATE WRITE and READ-MODIFY-WRITE cycles must have both t_{OD} and t_{OEH} met ($\overline{\text{OE}}$ HIGH during WRITE cycle) in order to ensure that the output buffers will be open during the WRITE cycle. The I/Os will provide the previously written data if $\overline{\text{CAS}}$ remains LOW and $\overline{\text{OE}}$ is taken back to LOW after t_{OEH} is met.
19. The I/Os are in open during READ cycles once t_{OD} or t_{OFF} occur.
20. The first $\chi\overline{\text{CAS}}$ edge to transition LOW.
21. The last $\chi\overline{\text{CAS}}$ edge to transition HIGH.
22. These parameters are referenced to $\overline{\text{CAS}}$ leading edge in EARLY WRITE cycles and $\overline{\text{WE}}$ leading edge in LATE WRITE or READ-MODIFY-WRITE cycles.
23. Last falling $\chi\overline{\text{CAS}}$ edge to first rising $\chi\overline{\text{CAS}}$ edge.
24. Last rising $\chi\overline{\text{CAS}}$ edge to next cycle's last rising $\chi\overline{\text{CAS}}$ edge.
25. Last rising $\chi\overline{\text{CAS}}$ edge to first falling $\chi\overline{\text{CAS}}$ edge.
26. Each $\chi\overline{\text{CAS}}$ must meet minimum pulse width.
27. Last $\chi\overline{\text{CAS}}$ to go LOW.
28. I/Os controlled, regardless $\overline{\text{UCAS}}$ and $\overline{\text{LCAS}}$.
29. The 3 ns minimum is a parameter guaranteed by design.
30. Enables on-chip refresh and address counters.


READ CYCLE




Note:

1. t_{OFF} is referenced from rising edge of \overline{RAS} or \overline{CAS} , whichever occurs last.


READ WRITE CYCLE (LATE WRITE and READ-MODIFY-WRITE Cycles)




EARLY WRITE CYCLE (\overline{OE} = DON'T CARE)




FAST PAGE MODE READ CYCLE




FAST PAGE MODE READ WRITE CYCLE (LATE WRITE and READ-MODIFY-WRITE Cycles)




FAST PAGE MODE EARLY WRITE CYCLE




AC WAVEFORMS

RAS-ONLY REFRESH CYCLE (\overline{OE} , \overline{WE} = DON'T CARE)

CBR REFRESH CYCLE (Addresses; \overline{WE} , \overline{OE} = DON'T CARE)



HIDDEN REFRESH CYCLE⁽¹⁾ (\overline{WE} = HIGH; \overline{OE} = LOW)



Notes:

1. A Hidden Refresh may also be performed after a Write Cycle. In this case, \overline{WE} = LOW and \overline{OE} = HIGH.
2. tOFF is referenced from rising edge of \overline{RAS} or \overline{CAS} , whichever occurs last.

ORDERING INFORMATION: 3.3V

Commercial Range: 0°C to 70°C

Speed (ns)	Order Part No.	Package
50	IS41LV16105-50K	400mil SOJ
	IS41LV16105-50T	400mil TSOP-2
60	IS41LV16105-60K	400mil SOJ
	IS41LV16105-60T	400mil TSOP-2

ORDERING INFORMATION: 3.3V

Industrial Temperature Range: -40°C to 85°C

Speed (ns)	Order Part No.	Package
50	IS41LV16105-50KI	400mil SOJ
	IS41LV16105-50TI	400mil TSOP-2
60	IS41LV16105-60KI	400mil SOJ
	IS41LV16105-60TI	400mil TSOP-2

ORDERING INFORMATION: 5V

Commercial Range: 0°C to 70°C

Speed (ns)	Order Part No.	Package
50	IS41C16105-50K	400mil SOJ
	IS41C16105-50T	400mil TSOP-2
60	IS41C16105-60K	400mil SOJ
	IS41C16105-60T	400mil TSOP-2

ORDERING INFORMATION: 5V

Industrial Temperature Range: -40°C to 85°C

Speed (ns)	Order Part No.	Package
50	IS41C16105-50KI	400mil SOJ
	IS41C16105-50TI	400mil TSOP-2
60	IS41C16105-60KI	400mil SOJ
	IS41C16105-60TI	400mil TSOP-2



Integrated Circuit Solution Inc.

HEADQUARTER:

NO.2, TECHNOLOGY RD. V, SCIENCE-BASED INDUSTRIAL PARK,
HSIN-CHU, TAIWAN, R.O.C.

TEL: 886-3-5780333

Fax: 886-3-5783000

BRANCH OFFICE:

7F, NO. 106, SEC. 1, HSIN-TAI 5TH ROAD,
HSICHIH TAIPEI COUNTY, TAIWAN, R.O.C.

TEL: 886-2-26962140

FAX: 886-2-26962252

<http://www.icsi.com.tw>