

LM4936 Boomer® Audio Power Amplifier Series

Stereo 2W Audio Power Amplifiers with Volume Control and Selectable Control Interface (SPI or I²C)

General Description

The LM4936 is a monolithic integrated circuit that provides volume control, and stereo bridged audio power amplifiers capable of producing 2W into 4Ω (Note 1) with less than 1% THD or 2.2W into 3Ω (Note 2) with less than 1% THD.

Boomer® audio integrated circuits were designed specifically to provide high quality audio while requiring a minimum amount of external components. The LM4936 incorporates a SPI or I²C Control Interface that runs the volume control, stereo bridged audio power amplifiers and a selectable gain or bass boost. All of the LM4936's features (i.e. SD, Mode, Mute, Gain Sel) make it optimally suited for multimedia monitors, portable radios, desktop, and portable computer applications.

The LM4936 features an externally controlled, low-power consumption shutdown mode, and both a power amplifier and headphone mute for maximum system flexibility and performance.

Note 1: When properly mounted to the circuit board, LM4936MH will deliver 2W into 4Ω. See **Application Information** section **Exposed-DAP package PCB Mounting Considerations** for more information.

Note 2: An LM4936MH that has been properly mounted to the circuit board and forced-air cooled will deliver 2.2W into 3Ω.

Key Specifications

■ P _O at 1% THD+N	
■ into 3Ω	2.2W (typ)
■ into 4Ω	2.0W (typ)
■ into 8Ω	1.25W (typ)
■ Single-ended mode - THD+N at 90mW into 32Ω 1%(typ)	
■ Shutdown current	0.7μA (typ)


Features

- Selectable SPI or I²C Control Interface
- System Beep Detect
- Stereo switchable bridged/single-ended power amplifiers
- Selectable internal/external gain and bass boost
- "Click and pop" suppression circuitry
- Thermal shutdown protection circuitry
- Headphone Sense

Applications

- Portable and Desktop Computers
- Multimedia Monitors
- Portable Radios, PDAs, and Portable TVs


Connection Diagram



20117802

Top View
Order Number LM4936MH
See NS Package Number MXA28A for Exposed-DAP TSSOP

Block Diagram



20117801

FIGURE 1. LM4936 Block Diagram

Absolute Maximum Ratings (Note 10)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage	6.0V
Storage Temperature	-65°C to +150°C
Input Voltage	-0.3V to $V_{DD} + 0.3V$
Power Dissipation (Note 11)	Internally limited
ESD Susceptibility (Note 12)	2000V
ESD Susceptibility (Note 13)	200V
Junction Temperature	150°C
Soldering Information	
Small Outline Package	
Vapor Phase (60 sec.)	215°C
Infrared (15 sec.)	220°C

See AN-450 "Surface Mounting and their Effects on Product Reliability" for other methods of soldering surface mount devices.

θ_{JC} (typ) - MXA28A	2°C/W
θ_{JA} (typ) - MXA28A (exposed DAP) (Note 4)	41°C/W
θ_{JA} (typ) - MXA28A (exposed DAP) (Note 3)	54°C/W
θ_{JA} (typ) - MXA28A (exposed DAP) (Note 5)	59°C/W
θ_{JA} (typ) - MXA28A (exposed DAP) (Note 6)	93°C/W

Operating Ratings

Temperature Range	$-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$
$T_{MIN} \leq T_A \leq T_{MAX}$	
Supply Voltage (Note 17)	$2.7V \leq V_{DD} \leq 5.5V$
	$I^2C/SPI V_{DD} \leq V_{DD}$
	$2.4V \leq I^2C/SPI V_{DD} \leq 5.5V$

Electrical Characteristics for Entire IC (Notes 7, 10)

The following specifications apply for $V_{DD} = 5V$ unless otherwise noted. Limits apply for $T_A = 25^{\circ}\text{C}$.

Symbol	Parameter	Conditions	LM4936		Units (Limits)
			Typical (Note 14)	Limit (Note 15)	
V_{DD}	Supply Voltage			2.7	V (min)
				5.5	V (max)
I_{DD}	Quiescent Power Supply Current	$V_{IN} = 0V, I_O = 0A$	10	25	mA (max)
I_{SD}	Shutdown Current	$V_{shutdown} = V_{DD}$	0.7	2.0	μA (max)
V_{IH}	Headphone Sense High Input Voltage			4	V (min)
V_{IL}	Headphone Sense Low Input Voltage			0.8	V (max)

Electrical Characteristics for Volume Control (Notes 7, 10)

The following specifications apply for $V_{DD} = 5V$. Limits apply for $T_A = 25^{\circ}\text{C}$.

Symbol	Parameter	Conditions	LM4936		Units (Limits)
			Typical (Note 14)	Limit (Note 15)	
C_{RANGE}	Volume Control Range	Maximum gain setting	0	± 0.75	dB (max)
		Minimum gain setting	-91	-75	dB (min)
A_{Ch-Ch}	Channel to Channel Gain Mismatch	$f_{IN} = 1\text{kHz}$	0.35		dB
A_M	Mute Attenuation	Mute Mode		-78	dB (min)

Electrical Characteristics for Control Interface (Notes 7, 10)

The following specifications apply for $V_{DD} = 5V$, $V_{DD} = 3V$ and $2.4V \leq I^2C/SPI V_{DD} \leq 5.5V$. Limits apply for $T_A = 25^{\circ}\text{C}$.

Symbol	Parameter	Conditions	LM4936		Units (Limits)
			Typical (Note 14)	Limit (Note 15)	
t_1	SCL period			2.5	μs (min)
t_2	SDA Set-up Time			100	ns (min)
t_3	SDA Stable Time			0	ns (min)
t_4	Start Condition Time			100	ns (min)
t_5	Stop Condition Time			100	ns (min)

Electrical Characteristics for Control Interface (Notes 7, 10) (Continued)

The following specifications apply for $V_{DD} = 5V$, $V_{DD} = 3V$ and $2.4V \leq I^2C/SPI V_{DD} \leq 5.5V$. Limits apply for $T_A = 25^\circ C$.

Symbol	Parameter	Conditions	LM4936		Units (Limits)
			Typical (Note 14)	Limit (Note 15)	
V_{IH}	Digital Input High Voltage			0.7 X $I^2C/SPI V_{DD}$	V (min)
V_{IL}	Digital Input Low Voltage			0.3 X $I^2C/SPI V_{DD}$	V (max)
t_{ES}	SPI ENABLE Setup Time			50	ns (min)
t_{EH}	SPI ENABLE Hold Time			50	ns (min)
t_{EL}	SPI ENABLE High Time			50	ns (min)
t_{DS}	SPI DATA Setup Time			50	ns (min)
t_{DH}	SPI DATA HOLD Time			50	ns (min)
t_{CS}	SPI CLOCK Setup Time			50	ns (min)
t_{CH}	SPI CLOCK High Pulse Width			100	ns (min)
t_{CL}	SPI CLOCK Low Pulse Width			100	ns (min)
f_{CLK}	SPI CLOCK Frequency			5	MHz (max)

Electrical Characteristics for Single-Ended Mode Operation (Notes 7, 10)

The following specifications apply for $V_{DD} = 5V$. Limits apply for $T_A = 25^\circ C$.

Symbol	Parameter	Conditions	LM4936		Units (Limits)
			Typical (Note 14)	Limit (Note 15)	
P_O	Output Power	THD = 1%; $f = 1kHz$; $R_L = 32\Omega$	90		mW
		THD = 10%; $f = 1kHz$; $R_L = 32\Omega$	110		mW
THD+N	Total Harmonic Distortion+Noise	$P_{OUT} = 20mW$, $f = 1kHz$, $R_L = 32\Omega$, $A_{VD} = 1$, 80kHz BW	0.02		%
PSRR	Power Supply Rejection Ratio	$C_B = 1\mu F$, $f = 120Hz$, Input Terminated $V_{RIPPLE} = 200mVp-p$	57		dB
N_{OUT}	Output Noise	A-Wtd Filter	18		μV
X_{talk}	Channel Separation (Note 17)	$f = 1kHz$, $C_B = 1\mu F$	63		dB

Electrical Characteristics for Bridged Mode Operation (Notes 7, 10)

The following specifications apply for $V_{DD} = 5V$, unless otherwise noted. Limits apply for $T_A = 25^\circ C$.

Symbol	Parameter	Conditions	LM4936		Units (Limits)
			Typical (Note 14)	Limit (Note 15)	
V_{OS}	Output Offset Voltage	$V_{IN} = 0V$, No Load	10	50	mV (max)
P_O	Output Power	THD + N = 1%; $f = 1kHz$; $R_L = 3\Omega$ (Note 8)	2.2		W
		THD + N = 1%; $f = 1kHz$; $R_L = 4\Omega$ (Note 9)	2		W
		THD+N = 1% (max); $f = 1kHz$; $R_L = 8\Omega$	1.25	1.0	W (min)
		THD+N = 10%; $f = 1kHz$; $R_L = 8\Omega$	1.6		W
THD+N	Total Harmonic Distortion+Noise	$P_O = 0.4W$, $f = 1kHz$ $R_L = 8\Omega$, $A_{VD} = 2$, 80kHz BW	0.06		%
PSRR	Power Supply Rejection Ratio	$C_B = 1\mu F$, $f = 120Hz$, Input Terminated $V_{RIPPLE} = 200mVp-p$; $R_L = 8\Omega$	55		dB

Electrical Characteristics for Bridged Mode Operation (Notes 7, 10) (Continued)

The following specifications apply for $V_{DD} = 5V$, unless otherwise noted. Limits apply for $T_A = 25^\circ C$.

Symbol	Parameter	Conditions	LM4936		Units (Limits)
			Typical (Note 14)	Limit (Note 15)	
N_{OUT}	Output Noise	A-Wtd Filter	36		μV
X_{talk}	Channel Separation (Note 17)	$f = 1kHz, C_B = 1\mu F$	63		dB

Note 3: The θ_{JA} given is for an MXA28A package whose exposed-DAP is soldered to an exposed $2in^2$ piece of 1 ounce printed circuit board copper.

Note 4: The θ_{JA} given is for an MXA28A package whose exposed-DAP is soldered to a $2in^2$ piece of 1 ounce printed circuit board copper on a bottom side layer through 21 8mil vias.

Note 5: The θ_{JA} given is for an MXA28A package whose exposed-DAP is soldered to an exposed $1in^2$ piece of 1 ounce printed circuit board copper.

Note 6: The θ_{JA} given is for an MXA28A package whose exposed-DAP is not soldered to any copper.

Note 7: All voltages are measured with respect to the ground pins, unless otherwise specified. All specifications are tested using the typical application as shown in Figure 1.

Note 8: When driving 3Ω loads from a 5V supply the LM4936MH must be mounted to the circuit board and forced-air cooled. The demo board shown in the datasheet has planes for heat sinking. The top layer plane is $1.05in^2$ ($675mm^2$), the inner two layers each have a $1.03in^2$ ($667mm^2$) plane and the bottom layer has a $3.32in^2$ ($2143mm^2$) plane. The planes are electrically GND and interconnected through six 15 mil vias directly under the package and eight 28 mil vias in various locations.

Note 9: When driving 4Ω loads from a 5V supply the LM4936MH must be mounted to the circuit board. The demo board shown in the datasheet has planes for heat sinking. The top layer plane is $1.05in^2$ ($675mm^2$), the inner two layers each have a $1.03in^2$ ($667mm^2$) plane and the bottom layer has a $3.32in^2$ ($2143mm^2$) plane. The planes are electrically GND and interconnected through six 15 mil vias directly under the package and eight 28 mil vias in various locations.

Note 10: *Absolute Maximum Ratings* indicate limits beyond which damage to the device may occur. *Operating Ratings* indicate conditions for which the device is functional, but do not guarantee specific performance limits. *Electrical Characteristics* state DC and AC electrical specifications under particular test conditions which guarantee specific performance limits. This assumes that the device is within the Operating Ratings. Specifications are not guaranteed for parameters where no limit is given, however, the typical value is a good indication of device performance.

Note 11: The maximum power dissipation must be derated at elevated temperatures and is dictated by T_{JMAX} , θ_{JA} , and the ambient temperature T_A . The maximum allowable power dissipation is $P_{DMAX} = (T_{JMAX} - T_A)/\theta_{JA}$. For the LM4936, $T_{JMAX} = 150^\circ C$, and the typical junction-to-ambient thermal resistance for each package can be found in the **Absolute Maximum Ratings** section above.

Note 12: Human body model, 100pF discharged through a 1.5k Ω resistor.

Note 13: Machine Model, 220pF – 240pF discharged through all pins.


Note 14: Typicals are measured at $25^\circ C$ and represent the parametric norm.

Note 15: Limits are guaranteed to National's AOQL (Average Outgoing Quality Level). Datasheet min/max specification limits are guaranteed by design, test, or statistical analysis.

Note 16: $I^2C/SPI V_{DD}$ must not be larger than V_{DD} at any time or damage to the IC may occur. During power up and power down, $I^2C/SPI V_{DD}$ must remain equal to V_{DD} or lower.

Note 17: PCB design will affect Crosstalk performance.

Typical Application



20117812

FIGURE 2. Typical Application Circuit

TABLE 1. I²C/SPI Interface Controls (Note 18)

	B7	B6	B5	B4	B3	B2	B1	B0
I ² C Address	1	1	0	1	1	0	ID	0
Mode Control Register	0	0	0	HP Control	Gain Sel	Mode	Mute	Shutdown
Volume Control Register (See Table 4)	1	0	0	V4	V3	V2	V1	V0

TABLE 2. Headphone Control

HP Sense Pin	I ² C/SPI HP Control (B4)	Output Stage Configuration
0	0	BTL
0	1	SE
1 (V _{DD})	0	SE
1 (V _{DD})	1	SE

TABLE 3. Logic Controls


Logic Level	B3 (Gain Sel)	B2 (Mode)	B1 (Mute)	B0 (Shutdown)	I ² C/SPI Select
0	Internal Gain	Fixed Volume, 0dB	Mute Off (Play)	Device Shutdown	I ² C mode
1	External Gain	Adjustable Volume	Mute On	Device Active	SPI mode

Note 18: If system beep is detected on the Beep In pin, the system beep will be passed through the bridged amplifier regardless of the logic of the Mute and HP Control bits (B1, B4) and HP Sense pin.

Typical Performance Characteristics


THD+N vs Output Power/Channel

$V_{DD} = 5V$, $R_L = 3\Omega$, $A_{V-BTL} = 2V/V$
 $f = 1kHz$, 80kHz BW




THD+N vs Frequency

$V_{DD} = 5V$, $R_L = 3\Omega$, $A_{V-BTL} = 2V/V$
 $P_{OUT} = 1.5W/Channel$, 80kHz BW




THD+N vs Output Power/Channel

$V_{DD} = 5V$, $R_L = 4\Omega$, $A_{V-BTL} = 2V/V$
 $f = 1kHz$, 80kHz BW




THD+N vs Frequency

$V_{DD} = 5V$, $R_L = 4\Omega$, $A_{V-BTL} = 2V/V$
 $P_{OUT} = 1.5W/Channel$, 80kHz BW




THD+N vs Output Power/Channel

$V_{DD} = 5V$, $R_L = 8\Omega$, $A_{V-BTL} = 2V/V$
 $f = 1kHz$, 80kHz BW




THD+N vs Frequency

$V_{DD} = 5V$, $R_L = 8\Omega$, $A_{V-BTL} = 2V/V$
 $P_{OUT} = 1W/Channel$, 80kHz BW




Typical Performance Characteristics (Continued)


THD+N vs Output Power/Channel
 $V_{DD} = 5V$, $R_L = 8\Omega$, $A_{V-SE} = 1V/V$
 $f = 1kHz$, $C_{OUT} = 220\mu F$, 80kHz BW




THD+N vs Frequency
 $V_{DD} = 5V$, $R_L = 8\Omega$, $A_{V-SE} = 1V/V$
 $P_{OUT} = 100mW/Channel$, 80kHz BW




THD+N vs Output Power/Channel
 $V_{DD} = 5V$, $R_L = 32\Omega$, $A_{V-SE} = 1V/V$
 $f = 1kHz$, $C_{OUT} = 220\mu F$, 80kHz BW




THD+N vs Frequency
 $V_{DD} = 5V$, $R_L = 32\Omega$, $A_{V-SE} = 1V/V$
 $P_{OUT} = 40mW/Channel$, 80kHz BW



THD+N vs Output Power/Channel
 $V_{DD} = 3V$, $R_L = 3\Omega$, $A_{V-BTL} = 2V/V$
 $f = 1kHz$, 80kHz BW




THD+N vs Frequency
 $V_{DD} = 3V$, $R_L = 3\Omega$, $A_{V-SE} = 2V/V$
 $P_{OUT} = 500mW/Channel$, 80kHz BW




Typical Performance Characteristics (Continued)

THD+N vs Output Power/Channel
 $V_{DD} = 3V$, $R_L = 4\Omega$, $A_{V-BTL} = 2V/V$
 $f = 1kHz$, 80kHz BW




201178B1

THD+N vs Frequency
 $V_{DD} = 3V$, $R_L = 4\Omega$, $A_{V-BTL} = 2V/V$
 $P_{OUT} = 450mW/Channel$, 80kHz BW




20117899

THD+N vs Output Power/Channel
 $V_{DD} = 3V$, $R_L = 8\Omega$, $A_{V-BTL} = 2V/V$
 $f = 1kHz$, 80kHz BW




201178B2

THD+N vs Frequency
 $V_{DD} = 3V$, $R_L = 8\Omega$, $A_{V-BTL} = 2V/V$
 $P_{OUT} = 250mW/Channel$, 80kHz BW




201178A0

THD+N vs Output Power/Channel
 $V_{DD} = 3V$, $R_L = 8\Omega$, $A_{V-SE} = 1V/V$
 $f = 1kHz$, $C_{OUT} = 220\mu F$, 80kHz BW



201178B3

THD+N vs Frequency
 $V_{DD} = 3V$, $R_L = 8\Omega$, $A_{V-SE} = 1V/V$
 $P_{OUT} = 50mW/Channel$, 80kHz BW




201178A1

Typical Performance Characteristics (Continued)

THD+N vs Output Power/Channel


$V_{DD} = 3V$, $R_L = 32\Omega$, $A_{V-SE} = 1V/V$
 $f = 1kHz$, $C_{OUT} = 220\mu F$, 80kHz BW



201178B4

THD+N vs Frequency


$V_{DD} = 3V$, $R_L = 32\Omega$, $A_{V-SE} = 1V/V$
 $P_{OUT} = 20mW/Channel$, 80kHz BW



201178A3

THD+N vs Output Voltage


$V_{DD} = 5V$, $R_{LDOCK} = 10k\Omega$, Dock Pins
 $f = 1kHz$, $C_O = 1\mu F$, 80kHz BW



201178C1

THD+N vs Frequency


$V_{DD} = 5V$, $R_{LDOCK} = 10k\Omega$, Dock Pins
 $V_{IN} = 1Vp-p$, $C_O = 1\mu F$, 80kHz BW



201178A8

THD+N vs Output Voltage


$V_{DD} = 3V$, $R_{LDOCK} = 10k\Omega$, Dock Pins
 $f = 1kHz$, $C_O = 1\mu F$, 80kHz BW



201178C0

THD+N vs Frequency

$V_{DD} = 3V$, $R_{LDOCK} = 10k\Omega$, Dock Pins
 $V_{IN} = 1Vp-p$, $C_O = 1\mu F$, 80kHz BW




201178A2

Typical Performance Characteristics (Continued)

PSRR vs Frequency


$V_{DD} = 5V$, $V_{RIPPLE} = 200mV_{p-p}$
Inputs Terminated, 80kHz BW



20117887

PSRR vs Frequency


$V_{DD} = 3V$, $V_{RIPPLE} = 200mV_{p-p}$
Inputs Terminated, 80kHz BW



20117869

Crosstalk vs Frequency


$V_{DD} = 5V$, $R_L = 8\Omega$, $A_{V-BTL} = 2V/V$
 $P_{OUT} = 1W$, 80kHz BW



201178C5

Crosstalk vs Frequency


$V_{DD} = 3V$, $R_L = 8\Omega$, $A_{V-BTL} = 2V/V$
 $P_{OUT} = 250mW$, 80kHz BW



201178C3

Crosstalk vs Frequency


$V_{DD} = 5V$, $R_L = 32\Omega$, $A_{V-SE} = 1V/V$
 $P_{OUT} = 40mW$, 80kHz BW



201178C6

Crosstalk vs Frequency

$V_{DD} = 3V$, $R_L = 32\Omega$, $A_{V-SE} = 1V/V$
 $P_{OUT} = 20mW$, 80kHz BW




201178C4

Typical Performance Characteristics (Continued)

Headphone Sense Threshold vs Supply Voltage


$R_L = 8\Omega$, $A_{V-SE} = 1V/V$
 $C_{OUT} = 220\mu F$, 80kHz BW



201178C2

Output Level vs Frequency


External Gain with Bass Boost



20117861

Output Power/Channel vs Supply Voltage


$R_L = 3\Omega$, $A_{V-BTL} = 2V/V$, 80kHz BW



20117850

Output Power/Channel vs Supply Voltage


$R_L = 4\Omega$, $A_{V-BTL} = 2V/V$, 80kHz BW



20117855

Output Power/Channel vs Supply Voltage


$R_L = 8\Omega$, $A_{V-BTL} = 2V/V$, 80kHz BW



20117866

Output Power/Channel vs Supply Voltage


$R_L = 8\Omega$, $A_{V-SE} = 1V/V$, 80kHz BW



20117867


Typical Performance Characteristics (Continued)

Output Power/Channel vs Supply Voltage
 $R_L = 32\Omega$, $A_{V-SE} = 1V/V$, 80kHz BW




20117868

Power Derating Curve (Note 19)




20117864

Power Dissipation vs Output Power/Channel
 $V_{DD} = 5V$, $A_{V-BTL} = 2V/V$, THD+N $\leq 1\%$, 80kHz BW




20117837

Power Dissipation vs Output Power/Channel
 $V_{DD} = 3V$, $A_{V-BTL} = 2V/V$, THD+N $\leq 1\%$, 80kHz BW




20117835

Power Dissipation vs Output Power/Channel
 $V_{DD} = 5V$, $A_{V-SE} = 1V/V$, THD+N $\leq 1\%$, 80kHz BW



20117838


Power Dissipation vs Output Power/Channel
 $V_{DD} = 3V$, $A_{V-SE} = 1V/V$, THD+N $\leq 1\%$, 80kHz BW



20117836


Typical Performance Characteristics (Continued)

Supply Current vs Supply Voltage
 $R_L = 8\Omega$




20117888

Dropout Voltage




20117853

Output Power/Channel vs Load Resistance




20117862

Output Power/Channel vs Load Resistance




20117807

Output Power/Channel vs Load Resistance



20117806

Output Power/Channel vs Load Resistance



20117808

Note 19: These curves show the thermal dissipation ability of the LM4936MH at different ambient temperatures given these conditions:

Typical Performance Characteristics (Continued)

500LFPM + 2in²: The part is soldered to a 2in², 1 oz. copper plane with 500 linear feet per minute of forced-air flow across it.

2in²on bottom: The part is soldered to a 2in², 1oz. copper plane that is on the bottom side of the PC board through 21 8 mil vias.

2in²: The part is soldered to a 2in², 1oz. copper plane.

1in²: The part is soldered to a 1in², 1oz. copper plane.

Not Attached: The part is not soldered down and is not forced-air cooled.

Application Information

I²C COMPATIBLE INTERFACE

The LM4936 uses a serial bus, which conforms to the I²C protocol, to control the chip's functions with two wires: clock (SCL) and data (SDA). The clock line is uni-directional. The data line is bi-directional (open-collector). The maximum clock frequency specified by the I²C standard is 400kHz. In this discussion, the master is the controlling microcontroller and the slave is the LM4936.

The I²C address for the LM4936 is determined using the ID/CE pin. The LM4936's two possible I²C chip addresses are of the form 110110X₁0 (binary), where X₁ = 0, if ID/CE is logic low; and X₁ = 1, if ID/CE is logic high. If the I²C interface is used to address a number of chips in a system, the LM4936's chip address can be changed to avoid any possible address conflicts.

The bus format for the I²C interface is shown in Figure 5. The bus format diagram is broken up into six major sections:

The "start" signal is generated by lowering the data signal while the clock signal is high. The start signal will alert all devices attached to the I²C bus to check the incoming address against their own address.

The 8-bit chip address is sent next, most significant bit first. The data is latched in on the rising edge of the clock. Each address bit must be stable while the clock level is high.

After the last bit of the address bit is sent, the master releases the data line high (through a pull-up resistor). Then the master sends an acknowledge clock pulse. If the LM4936 has received the address correctly, then it holds the data line low during the clock pulse. If the data line is not held low during the acknowledge clock pulse, then the master should abort the rest of the data transfer to the LM4936.

The 8 bits of data are sent next, most significant bit first. Each data bit should be valid while the clock level is stable high.

After the data byte is sent, the master must check for another acknowledge to see if the LM4936 received the data.

If the master has more data bytes to send to the LM4936, then the master can repeat the previous two steps until all data bytes have been sent.

The "stop" signal ends the transfer. To signal "stop", the data signal goes high while the clock signal is high. The data line should be held high when not in use.

I²C/SPI INTERFACE POWER SUPPLY PIN (I²C/SPI V_{DD})

The LM4936's I²C/SPI interface is powered up through the I²C/SPI V_{DD} pin. The LM4936's I²C/SPI interface operates at a voltage level set by the I²C/SPI V_{DD} pin which can be set independent to that of the main power supply pin V_{DD}. This is ideal whenever logic levels for the I²C/SPI interface are dictated by a microcontroller or microprocessor that is operating at a lower supply voltage than the main battery of a portable system.

EXPOSED-DAP PACKAGE PCB MOUNTING CONSIDERATIONS

Exposed-DAP (die attach paddle) packages provide a low thermal resistance between the die and the PCB to which the part is mounted and soldered. This allows rapid heat transfer from the die to the surrounding PCB copper traces, ground plane and, finally, surrounding air. The result is a low voltage audio power amplifier that produces 2.1W at ≤ 1% THD with a 4Ω load. This high power is achieved through

careful consideration of necessary thermal design. Failing to optimize thermal design may compromise the LM4936's high power performance and activate unwanted, though necessary, thermal shutdown protection.

The packages must have their exposed DAPs soldered to a grounded copper pad on the PCB. The DAP's PCB copper pad is connected to a large grounded plane of continuous unbroken copper. This plane forms a thermal mass heat sink and radiation area. Place the heat sink area on either outside plane in the case of a two-sided PCB, or on an inner layer of a board with more than two layers. Connect the DAP copper pad to the inner layer or backside copper heat sink area with vias. The via diameter should be 0.012in–0.013in with a 1.27mm pitch. Ensure efficient thermal conductivity by plating-through and solder-filling the vias.

Best thermal performance is achieved with the largest practical copper heat sink area. If the heatsink and amplifier share the same PCB layer, a nominal 2.5in² (min) area is necessary for 5V operation with a 4Ω load. Heatsink areas not placed on the same PCB layer as the LM4936 should be 5in² (min) for the same supply voltage and load resistance. The last two area recommendations apply for 25°C ambient temperature. Increase the area to compensate for ambient temperatures above 25°C. In systems using cooling fans, the LM4936MH can take advantage of forced air cooling. With an air flow rate of 450 linear-feet per minute and a 2.5in² exposed copper or 5.0in² inner layer copper plane heatsink, the LM4936MH can continuously drive a 3Ω load to full power. In all circumstances and conditions, the junction temperature must be held below 150°C to prevent activating the LM4936's thermal shutdown protection. The LM4936's power de-rating curve in the **Typical Performance Characteristics** shows the maximum power dissipation versus temperature. Example PCB layouts are shown in the **Demonstration Board Layout** section. Further detailed and specific information concerning PCB layout, fabrication, and mounting is available in National Semiconductor's AN1187.

PCB LAYOUT AND SUPPLY REGULATION CONSIDERATIONS FOR DRIVING 3Ω AND 4Ω LOADS

Power dissipated by a load is a function of the voltage swing across the load and the load's impedance. As load impedance decreases, load dissipation becomes increasingly dependent on the interconnect (PCB trace and wire) resistance between the amplifier output pins and the load's connections. Residual trace resistance causes a voltage drop, which results in power dissipated in the trace and not in the load as desired. For example, 0.1Ω trace resistance reduces the output power dissipated by a 4Ω load from 2.1W to 2.0W. This problem of decreased load dissipation is exacerbated as load impedance decreases. Therefore, to maintain the highest load dissipation and widest output voltage swing, PCB traces that connect the output pins to a load must be as wide as possible.

Poor power supply regulation adversely affects maximum output power. A poorly regulated supply's output voltage decreases with increasing load current. Reduced supply voltage causes decreased headroom, output signal clipping, and reduced output power. Even with tightly regulated supplies, trace resistance creates the same effects as poor supply regulation. Therefore, making the power supply traces as wide as possible helps maintain full output voltage swing.

Application Information (Continued)

BRIDGE CONFIGURATION EXPLANATION

As shown in *Figure 2*, the LM4936 output stage consists of two pairs of operational amplifiers, forming a two-channel (channel A and channel B) stereo amplifier. (Though the following discusses channel A, it applies equally to channel B.)

Figure 2 shows that the first amplifier's negative (-) output serves as the second amplifier's input. This results in both amplifiers producing signals identical in magnitude, but 180° out of phase. Taking advantage of this phase difference, a load is placed between -OUTA and +OUTA and driven differentially (commonly referred to as "bridge mode"). This results in a differential gain of

$$A_{VD} = 2 * (R_f/R_i) \quad (1)$$

Bridge mode amplifiers are different from single-ended amplifiers that drive loads connected between a single amplifier's output and ground. For a given supply voltage, bridge mode has a distinct advantage over the single-ended configuration: **its differential output doubles the voltage swing across the load**. This produces four times the output power when compared to a single-ended amplifier under the same conditions. This increase in attainable output power assumes that the amplifier is not current limited or that the output signal is not clipped. To ensure minimum output signal clipping when choosing an amplifier's closed-loop gain, refer to the **Audio Power Amplifier Design** section.

Another advantage of the differential bridge output is no net DC voltage across the load. This is accomplished by biasing channel A's and channel B's outputs at half-supply. This eliminates the coupling capacitor that single supply, single-ended amplifiers require. Eliminating an output coupling capacitor in a single-ended configuration forces a single-supply amplifier's half-supply bias voltage across the load. This increases internal IC power dissipation and may permanently damage loads such as speakers.

POWER DISSIPATION

Power dissipation is a major concern when designing a successful single-ended or bridged amplifier. Equation (2) states the maximum power dissipation point for a single-ended amplifier operating at a given supply voltage and driving a specified output load.

$$P_{DMAX} = (V_{DD})^2 / (2\pi^2 R_L) \quad \text{Single-Ended} \quad (2)$$

However, a direct consequence of the increased power delivered to the load by a bridge amplifier is higher internal power dissipation for the same conditions.

The LM4936 has two operational amplifiers per channel. The maximum internal power dissipation per channel operating in the bridge mode is four times that of a single-ended amplifier. From Equation (3), assuming a 5V power supply and a 4Ω load, the maximum single channel power dissipation is 1.27W or 2.54W for stereo operation.

$$P_{DMAX} = 4 * (V_{DD})^2 / (2\pi^2 R_L) \quad \text{Bridge Mode} \quad (3)$$

The LM4936's power dissipation is twice that given by Equation (2) or Equation (3) when operating in the single-ended

mode or bridge mode, respectively due to stereo operation. Twice the maximum power dissipation point given by Equation (3) must not exceed the power dissipation given by Equation (4):

$$P_{DMAX}' = (T_{JMAX} - T_A) / \theta_{JA} \quad (4)$$

The LM4936's $T_{JMAX} = 150^\circ\text{C}$. In the MH package soldered to a DAP pad that expands to a copper area of 2in^2 on a PCB, the LM4936MH's θ_{JA} is 41°C/W . At any given ambient temperature T_A , use Equation (4) to find the maximum internal power dissipation supported by the IC packaging. Rearranging Equation (4) and substituting P_{DMAX} for P_{DMAX}' results in Equation (5). This equation gives the maximum ambient temperature that still allows maximum stereo power dissipation without violating the LM4936's maximum junction temperature.

$$T_A = T_{JMAX} - 2 * P_{DMAX} \theta_{JA} \quad (5)$$

For a typical application with a 5V power supply and an 4Ω load, the maximum ambient temperature that allows maximum stereo power dissipation without exceeding the maximum junction temperature is approximately 45°C for the MH package.

$$T_{JMAX} = P_{DMAX} \theta_{JA} + T_A \quad (6)$$

Equation (6) gives the maximum junction temperature T_{JMAX} . If the result violates the LM4936's 150°C T_{JMAX} , reduce the maximum junction temperature by reducing the power supply voltage or increasing the load resistance. Further allowance should be made for increased ambient temperatures.

The above examples assume that a device is a surface mount part operating around the maximum power dissipation point.

If the result of Equation (3) multiplied by 2 for stereo operation is greater than that of Equation (4), then decrease the supply voltage, increase the load impedance, or reduce the ambient temperature. If these measures are insufficient, a heat sink can be added to reduce θ_{JA} . The heat sink can be created using additional copper area around the package, with connections to the ground pin(s), supply pin and amplifier output pins. External, solder attached SMT heatsinks such as the Thermalloy 7106D can also improve power dissipation. When adding a heat sink, the θ_{JA} is the sum of θ_{JC} , θ_{CS} , and θ_{SA} . (θ_{JC} is the junction-to-case thermal impedance, θ_{CS} is the case-to-sink thermal impedance, and θ_{SA} is the sink-to-ambient thermal impedance.) Refer to the **Typical Performance Characteristics** curves for power dissipation information at lower output power levels.

POWER SUPPLY BYPASSING

As with any power amplifier, proper supply bypassing is critical for low noise performance and high power supply rejection. Applications that employ a 5V regulator typically use a 10μF in parallel with a 0.1μF filter capacitor to stabilize the regulator's output, reduce noise on the supply line, and improve the supply's transient response. However, their presence does not eliminate the need for a local 1μF tantalum bypass capacitance connected between the LM4936's supply pins and ground. Do not substitute a ceramic capacitor for the tantalum. Doing so may cause oscillation. Keep

Application Information (Continued)

the length of leads and traces that connect capacitors between the LM4936's power supply pin and ground as short as possible. Connecting a 1 μ F capacitor, C_B , between the BYPASS pin and ground improves the internal bias voltage's stability and the amplifier's PSRR. The PSRR improvements increase as the BYPASS pin capacitor value increases. Too large a capacitor, however, increases turn-on time and can compromise the amplifier's click and pop performance. The selection of bypass capacitor values, especially C_B , depends on desired PSRR requirements, click and pop performance (as explained in the following section, **Selecting Proper External Components**), system cost, and size constraints.

SELECTING PROPER EXTERNAL COMPONENTS

Optimizing the LM4936's performance requires properly selecting external components. Though the LM4936 operates well when using external components with wide tolerances, best performance is achieved by optimizing component values.

The LM4936 is unity-gain stable, giving a designer maximum design flexibility. The gain should be set to no more than a given application requires. This allows the amplifier to achieve minimum THD+N and maximum signal-to-noise ratio. These parameters are compromised as the closed-loop gain increases. However, low gain circuits demand input signals with greater voltage swings to achieve maximum output power. Fortunately, many signal sources such as audio CODECs have outputs of 1V_{RMS} (2.83V_{P-P}). Please refer to the **Audio Power Amplifier Design** section for more information on selecting the proper gain.

INPUT CAPACITOR VALUE SELECTION

Amplifying the lowest audio frequencies requires a high value input coupling capacitor (0.33 μ F in *Figure 2*), but high value capacitors can be expensive and may compromise space efficiency in portable designs. In many cases, however, the speakers used in portable systems, whether internal or external, have little ability to reproduce signals below 150 Hz. Applications using speakers with this limited frequency response reap little improvement by using a large input capacitor.

Besides affecting system cost and size, the input coupling capacitor has an effect on the LM4936's click and pop performance. When the supply voltage is first applied, a transient (pop) is created as the charge on the input capacitor changes from zero to a quiescent state. The magnitude of the pop is directly proportional to the input capacitor's size. Higher value capacitors need more time to reach a quiescent DC voltage ($V_{DD}/2$) when charged with a fixed current. The amplifier's output charges the input capacitor through the feedback resistor, R_f . Thus, pops can be minimized by selecting an input capacitor value that is no higher than necessary to meet the desired -6dB frequency.

As shown in *Figure 2*, the input resistor (R_{IR} , $R_{IL} = 20k\Omega$) and the input capacitor (C_{IR} , $C_{IL} = 0.33\mu$ F) produce a -6dB high pass filter cutoff frequency that is found using Equation (7).

$$f_{-6\text{ dB}} = \frac{1}{2\pi R_{IN} C_1} \quad (7)$$

As an example when using a speaker with a low frequency limit of 150Hz, the input coupling capacitor, using Equation (7), is 0.053 μ F. The 0.33 μ F input coupling capacitor shown in *Figure 2* allows the LM4936 to drive a high efficiency, full range speaker whose response extends below 30Hz.

OPTIMIZING CLICK AND POP REDUCTION PERFORMANCE

The LM4936 contains circuitry that minimizes turn-on and shutdown transients or "clicks and pops". For this discussion, turn-on refers to either applying the power supply voltage or when the shutdown mode is deactivated. While the power supply is ramping to its final value, the LM4936's internal amplifiers are configured as unity gain buffers. An internal current source changes the voltage of the BYPASS pin in a controlled, linear manner. Ideally, the input and outputs track the voltage applied to the BYPASS pin. The gain of the internal amplifiers remains unity until the voltage on the BYPASS pin reaches 1/2 V_{DD} . As soon as the voltage on the BYPASS pin is stable, the device becomes fully operational. Although the BYPASS pin current cannot be modified, changing the size of C_B alters the device's turn-on time and the magnitude of "clicks and pops". Increasing the value of C_B reduces the magnitude of turn-on pops. However, this presents a tradeoff: as the size of C_B increases, the turn-on time increases. There is a linear relationship between the size of C_B and the turn-on time. Below are some typical turn-on times for various values of C_B :

Application Information (Continued)

voltage applied to the HP SENSE pin at approximately 50mV. This 50mV puts the LM4936 into bridged mode operation. The output coupling capacitor blocks the amplifier's half supply DC voltage, protecting the headphones.

The HP SENSE threshold is set so the output signal cannot cause an output mode change. While the LM4936 operates in bridge mode, the DC potential across the load is essentially 0V. Connecting headphones to the headphone jack disconnects the headphone jack contact pin from R2 and allows R1 to pull the HP SENSE pin up to V_{DD} through R4. This enables the headphone function and mutes the bridged speaker. The single-ended '-' outputs then drive the headphones, whose impedance is in parallel with resistors R2 and R3. These resistors have negligible effect on the LM4936's output drive capability since the typical impedance of headphones is 32Ω.

Figure 3 also shows the suggested headphone jack electrical connections. The jack is designed to mate with a three-wire plug. The plug's tip and ring should each carry one of the two stereo output signals, whereas the sleeve should carry the ground return. A headphone jack with one control pin contact is sufficient to drive the HP-IN pin when connecting headphones.

GAIN SELECT FUNCTION (Bass Boost)

The LM4936 features selectable gain, using either internal or external feedback resistors. The GAIN SEL bit (B3) controls which gain is selected. Loading a digital 0 into the GAIN SEL bit sets the gain to internal resulting in a gain of 6dB for BTL mode or unity for singled-ended mode. Loading a digital 1 into the GAIN SEL bit sets the gain to be determined by the external resistors, R_i and R_F .

In some cases a designer may want to improve the low frequency response of the bridged amplifier or incorporate a bass boost feature. This bass boost can be useful in systems where speakers are housed in small enclosures. A resistor,

R_{BS} , and a capacitor, C_{BS} , in parallel, can be placed in series with the feedback resistor of the bridged amplifier as seen in Figure 2.

At low, frequencies C_{BS} is a virtual open circuit and at high frequencies, its nearly zero ohm impedance shorts R_{BS} . The result is increased bridge-amplifier gain at low frequencies. The combination of R_{BS} and C_{BS} form a -6dB corner frequency at

$$f_C = 1/(2\pi R_{BS} C_{BS}) \quad (9)$$

The bridged-amplifier low frequency differential gain is:

$$A_{VD} = 2(R_F + R_{BS}) / R_i \quad (10)$$

Using the component values shown in Figure 2 ($R_F = 20k\Omega$, $R_{BS} = 20k\Omega$, and $C_{BS} = 0.068\mu F$), a first-order, -6dB pole is created at 120Hz. Assuming $R_i = 20k\Omega$, the low frequency differential gain is 4V/V or 12dB. The input (C_i) and output (C_{OUT}) capacitor values must be selected for a low frequency response that covers the range of frequencies affected by the desired bass-boost operation.

VOLUME CONTROL

The LM4936 has an internal stereo volume control whose setting is a function of the digital values in the V4 – V0 bits. See Table 4.

The LM4936 volume control consists of 31 steps that are individually selected. The range of the steps, are from 0dB - 78dB. The gain levels are 1dB/step from 0dB to -6dB, 2dB/step from -6dB to -36dB, 3dB/step from -36dB to -47dB, 4dB/step from -47dB to -51dB, 5dB/step from -51dB to -66dB, and 12dB to the last step at -78dB.

Application Information (Continued)

TABLE 4. Volume Control Table

Serial Number	V4	V3	V2	V1	V0	Gain (dB)
0	0	0	0	0	0	-90
1	0	0	0	0	1	-90
2	0	0	0	1	0	-68
3	0	0	0	1	1	-63
4	0	0	1	0	0	-57
5	0	0	1	0	1	-51
6	0	0	1	1	0	-47
7	0	0	1	1	1	-45
8	0	1	0	0	0	-42
9	0	1	0	0	1	-39
10	0	1	0	1	0	-36
11	0	1	0	1	1	-34
12	0	1	1	0	0	-32
13	0	1	1	0	1	-30
14	0	1	1	1	0	-28
15	0	1	1	1	1	-26
16	1	0	0	0	0	-24
17	1	0	0	0	1	-22
18	1	0	0	1	0	-20
19	1	0	0	1	1	-18
20	1	0	1	0	0	-16
21	1	0	1	0	1	-14
22	1	0	1	1	0	-12
23	1	0	1	1	1	-10
24	1	1	0	0	0	-8
25	1	1	0	0	1	-6
26	1	1	0	1	0	-5
27	1	1	0	1	1	-4
28	1	1	1	0	0	-3
29	1	1	1	0	1	-2
30	1	1	1	1	0	-1
31	1	1	1	1	1	0

Application Information (Continued)

AUDIO POWER AMPLIFIER DESIGN

Audio Amplifier Design: Driving 1W into an 8Ω Load

The following are the desired operational parameters:

Power Output:	1 W _{RMS}
Load Impedance:	8Ω
Input Level:	1 V _{RMS}
Input Impedance:	20 kΩ
Bandwidth:	100 Hz–20 kHz ± 0.25 dB

The design begins by specifying the minimum supply voltage necessary to obtain the specified output power. One way to find the minimum supply voltage is to use the Output Power vs Supply Voltage curve in the **Typical Performance Characteristics** section. Another way, using Equation (10), is to calculate the peak output voltage necessary to achieve the desired output power for a given load impedance. To account for the amplifier's dropout voltage, two additional voltages, based on the Dropout Voltage vs Supply Voltage in the **Typical Performance Characteristics** curves, must be added to the result obtained by Equation (10). The result is Equation (11).

$$V_{\text{outpeak}} = \sqrt{(2R_L P_O)} \quad (11)$$

$$V_{DD} \geq (V_{\text{OUTPEAK}} + (V_{\text{ODTOP}} + V_{\text{ODBOT}})) \quad (12)$$

The Output Power vs Supply Voltage graph for an 8Ω load indicates a minimum supply voltage of 4.6V. This is easily met by the commonly used 5V supply voltage. The additional voltage creates the benefit of headroom, allowing the LM4936 to produce peak output power in excess of 1W without clipping or other audible distortion. The choice of supply voltage must also not create a situation that violates of maximum power dissipation as explained above in the **Power Dissipation** section.

After satisfying the LM4936's power dissipation requirements, the minimum differential gain needed to achieve 1W dissipation in an 8Ω load is found using Equation (12).

$$A_{VD} \geq \sqrt{(P_O R_L)} / (V_{IN}) = V_{\text{orms}} / V_{\text{inrms}} \quad (13)$$

Thus, a minimum overall gain of 2.83 allows the LM4936's to reach full output swing and maintain low noise and THD+N performance.

The last step in this design example is setting the amplifier's –6dB frequency bandwidth. To achieve the desired ±0.25dB pass band magnitude variation limit, the low frequency response must extend to at least one-fifth the lower bandwidth limit and the high frequency response must extend to at least five times the upper bandwidth limit. The gain variation for both response limits is 0.17dB, well within the ±0.25dB desired limit. The results are an

$$f_L = 100\text{Hz}/5 = 20\text{Hz} \quad (14)$$

and an

$$f_H = 20\text{kHz} \times 5 = 100\text{kHz} \quad (15)$$

As mentioned in the **Selecting Proper External Components** section, R_i (Right & Left) and C_i (Right & Left) create a highpass filter that sets the amplifier's lower bandpass frequency limit. Find the input coupling capacitor's value using Equation (14).

$$C_i \geq 1/(2\pi R_i f_L) \quad (16)$$

The result is


$$1/(2\pi \times 20\text{k}\Omega \times 20\text{Hz}) = 0.397\mu\text{F} \quad (17)$$

Use a 0.39μF capacitor, the closest standard value.

The product of the desired high frequency cutoff (100kHz in this example) and the differential gain A_{VD}, determines the upper passband response limit. With A_{VD} = 3 and f_H = 100kHz, the closed-loop gain bandwidth product (GBWP) is 300kHz. This is less than the LM4936's 3.5MHz GBWP. With this margin, the amplifier can be used in designs that require more differential gain while avoiding performance, restricting bandwidth limitations.

Application Information (Continued)

SPI TIMING DIAGRAM



20117823

FIGURE 4.

SPI OPERATIONAL REQUIREMENTS

1. The maximum clock rate is 5MHz for the CLK pin.
2. CLK must remain logic-high for at least 100ns (t_{CH}) after the rising edge of CLK, and CLK must remain logic-low for at least 100ns (t_{CL}) after the falling edge of CLK.
3. Data bits are written to the DATA pin with the most significant bit (MSB) first.
4. The serial data bits are sampled at the rising edge of CLK. Any transition on DATA must occur at least 50ns (t_{DS}) before the rising edge of CLK. Also, any transition on DATA must occur at least 50ns (t_{DH}) after the rising edge of CLK and stabilize before the next rising edge of CLK.
5. ENABLE should be logic-low only during serial data transmission.
6. ENABLE must be logic-low at least 50ns (t_{ES}) before the first rising edge of CLK, and ENABLE has to remain logic-low at least 50ns (t_{EH}) after the eighth rising edge of CLK.
7. If ENABLE remains logic-high for more than 50ns before all 8 bits are transmitted then the data latch will be aborted.
8. If ENABLE is logic-low for more than 8 CLK pulses then only the first 8 data bits will be latched and activated at rising edge of eighth CLK.
9. ENABLE must remain logic-high for at least 50ns (t_{EL}).
10. Coincidental rising or falling edges of CLK and ENABLE are not allowed. If CLK is to be held logic-high after the data transmission, the falling edge of CLK must occur at least 50ns (t_{CS}) before ENABLE transitions to logic-low for the next set of data.

Application Information (Continued)

I²C TIMING DIAGRAMS




FIGURE 5. I²C Bus Format





FIGURE 6. I²C Timing Diagram


LM4936 MH Exposed-DAP Board Artwork (Notes 8, 9)

Composite View




20117844

Silk Screen




20117847

Top Layer




20117848

Internal Layer 1




20117845

Internal Layer 2



20117846

Bottom Layer




20117843

LM4936 Board Bill of Materials

Designator	Value	Tolerance	Part Description	Comment
R _{IN1} , R _{IN2}	20k Ω	1%	1/10W, 0805 Resistor	
R _{I1} , R _{I2}	20k Ω	1%	1/10W, 0805 Resistor	
R _{F1} , R _{F2}	20k Ω	1%	1/10W, 0805 Resistor	
R _{DOCK1} , R _{DOCK2}	20k Ω	1%	1/10W, 0805 Resistor	
R _{BS1} , R _{BS2}	20k Ω	1%	1/10W, 0805 Resistor	
R _{BEEP1} , R _{BEEP2}	200k Ω	1%	1/10W, 0805 Resistor	
R _{L1} , R _{L2}	1.5k Ω	1%	1/10W, 0805 Resistor	
R _S , R _{PU}	100k Ω	1%	1/10W, 0805 Resistor	
C _{IN1} , C _{IN2} , C _{IN3}	0.33 μ F	10%	10V, Ceramic 1206 Capacitor	
C _{BS1} , C _{BS2}	0.068 μ F	10%	10V, Ceramic 1206 Capacitor	
C _{S1}	10 μ F	10%	10V, Tantalum 1210 Capacitor	
C _{S2} , C _{S3} , C _{S4}	0.1 μ F	10%	10V, Tantalum 1206 Capacitor	
C _{O1} , C _{O2}	1 μ F	10%	10V, Electrolytic 1210 Capacitor	
C _B	1 μ F	10%	10V, Tantalum 1210 Capacitor	
C _{OUT1} , C _{OUT2}	220 μ F	10%	16V, Electrolytic 2220 Capacitor	
J ₁			0.100 1x2 header, vertical mount	Docking Outputs
J ₂ , J ₃ , J ₄			RCA Input Jack, PCB Mount	Mouser: 16PJ097
J _{5A}			Banana-Jack Red, Analog V _{DD}	Mouser: 164-6219
J _{5B}			Banana-Jack Black, GND	Mouser: 164-6218
J _{6A}			Banana-Jack Red, Right Out +	Mouser: 164-6219
J _{6B}			Banana-Jack Black, Right Out -	Mouser: 164-6218
J _{7A}			Banana-Jack Red, Left Out +	Mouser: 164-6219
J _{7B}			Banana-Jack Black, Left Out -	Mouser: 164-6218
J ₈			0.100" 2x3 header, vertical mount	I ² C/SPI Inputs
J ₉			3.5mm Stereo Headphone Jack	Shogyo: SJS-0354-5P
J ₁₀			0.100" 1x3 header, vertical mount	Digital Select
J ₁₁			Banana Jack — Red, Digital V _{DD}	Mouser: 164-6219

Physical Dimensions inches (millimeters) unless otherwise noted



MXA28A (Rev D)

Exposed-DAP TSSOP Package
Order Number LM4936MH
NS Package Number MXA28A for Exposed-DAP TSSOP

National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.

For the most current product information visit us at www.national.com.

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

BANNED SUBSTANCE COMPLIANCE

National Semiconductor manufactures products and uses packing materials that meet the provisions of the Customer Products Stewardship Specification (CSP-9-111C2) and the Banned Substances and Materials of Interest Specification (CSP-9-111S2) and contain no "Banned Substances" as defined in CSP-9-111S2.



National Semiconductor
Americas Customer
Support Center
Email: new.feedback@nsc.com
Tel: 1-800-272-9959

National Semiconductor
Europe Customer Support Center
Fax: +49 (0) 180-530 85 86
Email: europe.support@nsc.com
Deutsch Tel: +49 (0) 69 9508 6208
English Tel: +44 (0) 870 24 0 2171
Français Tel: +33 (0) 1 41 91 8790

National Semiconductor
Asia Pacific Customer
Support Center
Email: ap.support@nsc.com

National Semiconductor
Japan Customer Support Center
Fax: 81-3-5639-7507
Email: jpn.feedback@nsc.com
Tel: 81-3-5639-7560

www.national.com