MC145406

DESCRIPTION

The MC145406 is a silicon-gate CMOS IC that combines 3 drivers and 3 receivers to fulfill the electrical specifications of standards EIA-232-D and CCITT V.28. The drivers feature true TTL input compatibility, slew-rate limited output, 300Ω power-off source impedance, and output typically switching to within 25% of the supply rails. The receivers can handle up to ± 25 V while presenting 3 to $7k\Omega$ impedance. Hysteresis in the receiver aids reception of noisy signals. By combining both drivers and receivers in a single CMOS chip, the MC145406 provides efficient, low-power solutions for EIA-232-D and V.28 applications.


APPLICATIONS

- Modem interface
- Voice/data telephone interface
- Lap-top computers
- UART interface

FEATURES

- Drivers
- ±5 to ±12V supply range
- 300Ω power-off source impedance
- Output current limiting
- TTL compatible

PIN CONFIGURATION



- Maximum slew rate = 30V/μs
- Receivers
- ±25V input voltage range over the full supply range
- 3 to 7kΩ input impedance
- Hysteresis on input switchpoint
- General
- Very low supply currents for long battery life
- Operation is independent of power supply sequencing

ORDERING INFORMATION

DESCRIPTION	TEMPERATURE RANGE	ORDER CODE	DWG #
16-Pin Plastic Dual In-Line (DIP) Package	0 to +70°C	MC145406N	0406C
16-Pin Small Outline Large (SOL) Package	0 to +70°C	MC145406D	0171B


ABSOLUTE MAXIMUM RATINGS

SYMBOL	PARAMETER	RATING	UNITS	
V _{CC}	Supply voltage	-0.5 to +6.0	V	
V_{DD}	Supply voltage	-0.5 to +13.5	V	
V _{SS}	Supply voltage	+0.5 to -13.5	V	
V_{IR}	Input voltage range RX ₁₋₃ inputs DI ₁₋₃ inputs	(V _{SS} - 15) to (V _{DD} + 15) -0.5 to (V _{CC} + 0.5)	V	
	DC current per pin	<u>+</u> 100	mA	
P_{D}	Power dissipation (package)	1.0	W	
T _A	Operating temperature range	0 to +70	°C	
T _{STG}	Storage temperature range	-65 to +150	°C	
θ JA	Thermal impedance N package D package	80 105	°C/W	

NOTE: This device contains protection circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit. For proper operation, it is recommended that the voltages at the DI and DO pins be constrained to the range $\text{GND} \leq V_{\text{DI}} \leq V_{\text{DD}}$ and $\text{GND} \leq V_{\text{DO}} \leq V_{\text{CC}}$. Also, the voltage at the RX pin should be constrained to $\pm 25\text{V}$, and TX should be constrained to $V_{\text{SS}} \leq V_{\text{TX1-3}} \leq V_{\text{DD}}$. Unused inputs must always be tied to an appropriate logic voltage level (e.g., GND or V_{CC} for DI, and V_{SS} or V_{DD} for RX).

MC145406

BLOCK DIAGRAM



PIN#	SYMBOL	PIN DESCRIPTION
1	V _{DD}	Positive power supply. The most positive power supply pin, which is typically 5 to 12 volts.
8	V _{SS}	Negative power supply. The most negative power supply pin, which is typically -5 to -12 volts.
16	V _{CC}	Digital power supply . The digital supply pin, which is connected to the logic power supply (maximum +5.5V).
9	GND	Ground. Ground return pin is typically connected to the signal ground pin of the EIA-232-D connector (Pin 7) as well as to the logic power supply ground.
2, 4, 6	RX ₁ , RX ₂ , RX ₃	Receive Data Input. These are the EIA-232-D receive signal inputs whose voltages can range from +25 to -25V. A voltage between +3 and +25 is decoded as a space and causes the corresponding DO pin to swing to ground (0V); a voltage between -3 and -25V is decoded as a mark and causes the DO pin to swing up to V_{CC} . The actual turn-on input switchpoint is typically biased at 1.8V above ground, and includes 800mV of hysteresis for noise rejection. The nominal input impedance is $5k\Omega$. An open or grounded input pin is interpreted as a mark, forcing the DO pin to V_{CC} .
11, 13, 15	DO1, DO2, DO3	Data Output. These are the receiver digital output pins, which swing from V _{CC} to GND. A space on the RX pin causes DO to produce a logic zero; a mark produces a logic one. Each output pin is capable of driving one LSTTL input load.
10, 12, 14	DI1, DI2, DI3	Data Input. These are the high-impedance digital input pins to the drivers. TTL compatibility is accomplished by biasing the input switchpoint at 1.4V above ground. However, 5V CMOS compatibility is maintained as well. Input voltage levels on these pins must be between V _{CC} and GND.
3, 5, 7	TX1, TX2, TX3	Transmit Data Output. These are the EIA-232-D transmit signal output pins, which swing toward V_{DD} and V_{SS} . A logic one at a DI input causes the corresponding TX output to swing toward V_{SS} . A logic zero causes the output to swing toward V_{DD} (the output voltages will be slightly less than V_{DD} or V_{SS} depending upon the output load). Output slew rates are limited to a maximum of 30V/μs. When the MC145406 is off ($V_{DD} = V_{SS} = V_{CC} = GND$), the minimum output impedance is 300Ω.

August 31, 1994 468

MC145406

ABSOLUTE MAXIMUM RATINGS

SYMBOL	PARAMETER	RATING	UNITS
V _{CC}	Supply voltage	-0.5 to +6.0	V
V_{DD}	Supply voltage	-0.5 to +13.5	V
V _{SS}	Supply voltage	+0.5 to -13.5	V
V _{IR}	Input voltage range RX ₁₋₃ inputs DI ₁₋₃ inputs	(V _{SS} - 15) to (V _{DD} + 15) -0.5 to (V _{CC} + 0.5)	V
	DC current per pin	<u>+</u> 100	mA
P _D	Power dissipation (package)	1.0	W
T _A	Operating temperature range	0 to +70	°C
T _{STG}	Storage temperature range	-65 to +150	°C
θЈА	Thermal impedance N package D package	80 105	°C/W

NOTE: This device contains protection circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit. For proper operation, it is recommended that the voltages at the DI and DO pins be constrained to the range $\text{GND} \leq V_{\text{DI}} \leq V_{\text{DD}}$ and $\text{GND} \leq V_{\text{DO}} \leq V_{\text{CC}}$. Also, the voltage at the RX pin should be constrained to $\pm 25\text{V}$, and TX should be constrained to $V_{\text{SS}} \leq V_{\text{TX1-3}} \leq V_{\text{DD}}$. Unused inputs must always be tied to an appropriate logic voltage level (e.g., GND or V_{CC} for DI, and V_{SS} or V_{DD} for RX).

DC ELECTRICAL CHARACTERISTICS

Typical values are at $T_A = 0$ to 70° C; GND = 0V, unless otherwise specified.

SYMBOL	PARAMETER	TEST CONDITIONS _		LIMITS		
	FARAMETER		MIN	TYP	MAX	UNITS
DC supply	voltage					
V_{DD}			4.5	5 to 12	13.2	V
V _{SS}			-4.5	-5 to -12	-13.2	V
V _{CC}			4.5	5.0	5.5	V
Quiescent	supply current (outputs unloaded, inputs low	v)				
I _{DD}		V _{DD} = +12V		20	400	μΑ
I _{SS}		V _{SS} = -12V		280	600	μΑ
I _{CC}		V _{CC} = +5V		260	450	μΑ

RECEIVER ELECTRICAL CHARACTERISTICS

Typical values are at $T_A = 0$ to 70° C; GND = 0V; $V_{DD} = +5$ to +12V; $V_{SS} = -5$ to -12V; $V_{CC} = +5$ V ± 5 %, unless otherwise specified.

SYMBOL	PARAMETER	TEST CONDITIONS	LIMITS			UNITS	
		TEST CONDITIONS	MIN	TYP	MAX	Joinis	
V _{ON}	Input turn-on threshold	RX ₁₋₃	$V_{DO1-3} = V_{OL}, V_{CC} = 5.0V \pm 5\%$	1.35	1.80	2.35	V
V _{OFF}	Input turn-off threshold	RX ₁₋₃	$V_{DO1-3} = V_{OH}, V_{CC} = 5.0V \pm 5\%$	0.75	1.00	1.25	V
V _{ON} -V _{OFF}	Input threshold hysteresis	RX ₁₋₃	V _{CC} = 5.0V <u>+</u> 5%	0.6	0.8		V
R _{IN}	Input resistance	RX ₁₋₃	$(V_{SS}-15V) \le V_{RX1-3} \le (V_{DD}+15V)$	3.0	5.0	7.0	kΩ
V _{OH}	High level output voltage	DO ₁₋₃	$I_{OH} = -20\mu A, V_{CC} = +5.0V$	4.9	5.0		V
	$V_{RX1-3} = -3V \text{ to } (V_{SS}-15V)^{1}$		I _{OH} = -1mA, V _{CC} = +5.0V	3.8	4.4]
	Low level output voltage DO ₁₋₃ V _{RX1-3} = +3V to (V _{DD} +15V) ¹		$I_{OL} = +20\mu A, V_{CC} = +5.0V$		0.005	0.1	
V _{OL}		DO ₁₋₃	$I_{OL} = +2mA, V_{CC} = +5.0V$		0.15	0.5	
			$I_{OL} = +4mA, V_{CC} = +5.0V$		0.3	0.7	

NOTE:

August 31, 1994 469

^{1.} This is the range of input voltages as specified by EIA-232-D to cause a receiver to be in the high or low logic state.

MC145406

DRIVER ELECTRICAL CHARACTERISTICS

Typical values are at $T_A = 0$ to 70° C; GND = 0V; $V_{CC} = +5V \pm 5\%$, unless otherwise specified.

SYMBOL	PARAMETER		TEST CONDITIONS	LIMITS			UNITS
STWIBOL				MIN	TYP	MAX	UNITS
V _{IL}	Digital input voltage	DI ₁₋₃	Logic 0			0.8	V
V _{IH}	Digital input voltage	DI ₁₋₃	Logic 1	2.0			V
I _{IN}	Input current	DI ₁₋₃	$V_{DI1-3} = V_{CC}$			<u>+</u> 1.0	μΑ
	Output high voltage V _{Dl1-3} = Logic 0, R _L = 3.0kΩ	TX ₁₋₃	$V_{DD} = +5.0V, V_{SS} = -5.0V$	3.5	4.1		
V _{OH}			$V_{DD} = +6.0V, V_{SS} = -6.0V$	4.3	5.0		V
			V _{DD} = +12.0V, V _{SS} = -12.0V	9.2	10.4		1
		TX ₁₋₃	$V_{DD} = +5.0V, V_{SS} = -5.0V$	-4.0	-4.3		V
V_{OL}	Output low voltage ¹ $V_{Di1-3} = \text{Logic } 0, R_1 = 3.0 \text{k}\Omega$		V _{DD} = +6.0V, V _{SS} = -6.0V	-4.5	-5.2		
	- Dill-3 = - 9.0 0, 1-E = 0.01==		V _{DD} = +12.0V, V _{SS} = -12.0V	-10.0	-10.3		1
	Off source resistance Figure 1	TX ₁₋₃	$V_{DD} = V_{SS} = GND = 0V, V_{TX1-3} = \pm 2.0V$	300			Ω
I _{SC}	Output short-circuit current	TX ₁₋₃	TX ₁₋₃ shorted to GND ²		<u>+</u> 22	₊ 60	mA
	$V_{DD} = +12.0V, V_{SS} = -12.0V$		TX ₁₋₃ shorted to <u>+</u> 15.0V ³		<u>+</u> 60	<u>+</u> 100	mA

NOTE:

- 1. The voltage specifications are in terms of absolute values.
- 2. Specification is for one TX output pin to be shorted at a time. Should all three driver outputs be shorted simultaneously, device power dissipation limits will be exceeded.
- 3. This condition could exceed package limitations.

SWITCHING CHARACTERISTICS

Typical values are at $T_A = 0$ to $70^{\circ}C$; $V_{CC} = +5V \pm 5\%$, unless otherwise specified. (See Figures 2 and 3)

SYMBOL	PARAMETER	TEST CONDITIONS	LIMITS			UNITS	
	FARAMETER		TEST CONDITIONS	MIN	TYP	MAX	ONITS
Drivers			•				•
t _{PLH}	Propagation delay time	TX ₁₋₃	Low-to-High $R_L = 3k\Omega$, $C_L = 50pF$		300	500	ns
t _{PHL}	Propagation delay time	TX ₁₋₃	High-to-Low $R_L = 3k\Omega$, $C_L = 50pF$		300	500	ns
SR	Output slew rate (minimum load)	TX ₁₋₃	$R_L = 7k\Omega, C_L = 0pF,$ $V_{DD} = 6 \text{ to } 12.0V, V_{SS} = -6 \text{ to } -12V$		<u>+</u> 6	<u>+</u> 30	V/μs
J.	Output slew rate (maximum load)	TX ₁₋₃	$R_L = 3k\Omega, C_L = 2500pF,$ $V_{DD} = 12V, V_{SS} = -12V$		<u>+</u> 3.0		
Receivers (C _L = 50pF)						•
t _{PLH}	Propagation delay time	DO ₁₋₃	Low-to-High		150	425	ns
t _{PHL}	Propagation delay time	DO ₁₋₃	High-to-Low		150	425	ns
t _R	Output rise time	DO ₁₋₃			120	400	ns
t _F	Output fall time	DO ₁₋₃			40	100	ns

August 31, 1994 470

MC145406






Figure 1. Power-Off Source Resistance (Drivers)





APPLICATIONS INFORMATION

The MC145406 has been designed to meet the electrical specifications of standards EIA-232-D/CCITT V.28 and as such,

defines the electrical and physical interface between Data Communication Equipment (DCE) and Data Terminal Equipment (DTE). A DCE is connected to a DTE using a cable that typically carries up to 25 leads, which allow the transfer of timing, data, control, and test signals. The MC145406 provides the necessary level shifting between the TTL/CMOS logic levels and the high voltage levels of EIA-232-D (ranging from ±3 to ±25V).

DRIVERS

As defined by the specification, an EIA-232-D driver presents a voltage of between ± 5 to $\pm 15 \text{V}$ into a load of between 3 to $7 \text{k}\Omega$. A logic one at the driver input results in a voltage of between -5 to -15V. A logic zero results in a voltage between ± 5 to $\pm 15 \text{V}$. When operating at ± 7 to $\pm 12 \text{V}$, the MC145406 meets this requirement. When operating at $\pm 5 \text{V}$, the MC145406 drivers produce less than $\pm 5 \text{V}$ at the output (when terminated), which does not meet the EIA-232-D specification. However, the output voltages when using a $\pm 5 \text{V}$ power supply are high enough (around $\pm 4 \text{V}$) to permit proper reception by an EIA-232-D receiver, and can be used in applications where strict compliance to EIA-232-D is not required.

Another requirement of the MC145406 drivers is that they withstand a short to another driver in the EIA-232-D cable. The worst-case condition that is permitted by EIA-232-D is a $\pm 15 \text{V}$ source that is current limited to 500mA. The MC145406 drivers can withstand this condition momentarily. In most short circuit conditions the source driver will have a series 300Ω output impedance needed to satisfy the EIA-232-D driver requirements. This will reduce the short circuit current to under 40mA which is an acceptable level for the MC145406 to withstand.

Unlike some other drivers, the MC145406 drivers feature an internally-limited output slew rate that does not exceed $30V/\mu s$.

RECEIVERS

The job of an EIA-232-D receiver is to level-shift voltages in the range of -25 to +25V down to TTL/CMOS logic levels (0 to +5V). A voltage of between -3 and -25V on RX₁ is defined as a mark and produces a logic one at DO₁. A voltage between +3 and +25V is a space and produces a logic zero. While receiving these signals, the RX inputs must present a resistance between 3 and 7k Ω . Nominally, the input resistance of the RX₁₋₃ inputs is 5.0k Ω .

The input threshold of the RX $_{1-3}$ inputs is typically biased at 1.8V above ground (GND) with typically 800mV of hysteresis included to improve noise immunity. The 1.8V bias forces the appropriate DO pin to a logic one when its RX input is open or grounded as called for in EIA-232-D specification. Notice that TTL logic levels can be applied to the RX inputs in lieu of normal EIA-232-D signal levels. This might be helpful in situations where access to the modem or computer through the EIA-232-D connector is necessary with TTL devices. However, it is important not to connect the EIA-232-D outputs (TX $_1$) to TTL inputs since TTL operates off +5V only, and may be damaged by the high output voltage of the MC145406.

The DO outputs are to be connected to a TTL or CMOS input (such as an input to a modem chip). These outputs will swing from V $_{\rm CC}$ to ground, allowing the designer to operate the DO and DI pins from the digital power supply. The TX and RX sections are independently powered by V $_{\rm DD}$ and V $_{\rm SS}$ so that one may run logic at +5V and the EIA-232-D signals at \pm 12V.