

SN75ALS056, SN75ALS057 TRAPEZOIDAL-WAVEFORM INTERFACE BUS TRANSCEIVERS

SLLS028G – AUGUST 1987 – REVISED JUNE 1998

- Suitable for IEEE Standard 896 Applications†
- SN75ALS056 is an Octal Transceiver
- SN75ALS057 is a Quad Transceiver
- High-Speed Advanced Low-Power Schottky (ALS) Circuitry
- Low Power Dissipation:
52.5 mW/Channel Max
- High-Impedance pnp Inputs
- Logic-Level 1-V Bus Swing Reduces Power Consumption
- Trapezoidal Bus Output Waveform Reduces Noise Coupling to Adjacent Lines
- Power-Up/Power-Down Protection (Glitch Free)
- Open-Collector Driver Outputs Allow Wired-OR Connections
- Designed to Be a Faster, Lower-Power Functional Equivalent of National DS3896, DS3897


description

The SN75ALS056 is an eight-channel, monolithic, high-speed, advanced low-power Schottky (ALS) device designed for two-way data communication in a densely populated backplane. The SN75ALS057 is a four-channel version with independent driver-input (Dn) and receiver-output (Rn) pins and a separate driver disable for each driver (En).


These transceivers feature open-collector driver outputs with series Schottky diodes to reduce capacitive loading to the bus. By using a 2-V pullup termination on the bus, the output signal swing is approximately 1 V, which reduces the power necessary to drive the bus load capacitance. The driver outputs generate trapezoidal waveforms that reduce crosstalk between channels. The drivers are capable of driving an equivalent dc load as low as 18.5 Ω . The receivers have internal low-pass filters to further improve noise immunity.

The SN75ALS056 and SN75ALS057 are characterized for operation from 0°C to 70°C.

SN75ALS056 . . . DW OR N PACKAGE
(TOP VIEW)



SN75ALS057 . . . DW OR N PACKAGE
(TOP VIEW)



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

† The transceivers are suitable for IEEE Standard 896 applications to the extent of the operating conditions and characteristics specified in this data sheet.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

**TEXAS
INSTRUMENTS**



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1998, Texas Instruments Incorporated

SN75ALS056, SN75ALS057 TRAPEZOIDAL-WAVEFORM INTERFACE BUS TRANSCEIVERS

SLLS028G – AUGUST 1987 – REVISED JUNE 1998

logic symbol†




† These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

SN75ALS056, SN75ALS057 TRAPEZOIDAL-WAVEFORM INTERFACE BUS TRANSCEIVERS

SLLS028G – AUGUST 1987 – REVISED JUNE 1998

logic diagram (positive logic)



† These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

SN75ALS056, SN75ALS057 TRAPEZOIDAL-WAVEFORM INTERFACE BUS TRANSCEIVERS

SLLS028G – AUGUST 1987 – REVISED JUNE 1998

Function Tables

**SN75ALS056
TRANSMIT/RECEIVE**

CONTROLS		CHANNELS
$\overline{\text{CS}}$	$\text{T}/\overline{\text{R}}$	$\text{A} \leftrightarrow \text{B}$
L	H	T(A B)
L	L	R(B A)
H	X	D

**SN75ALS057
TRANSMIT/RECEIVE**

CONTROLS			CHANNELS			
$\overline{\text{TE}}$	$\overline{\text{RE}}$	En	D	B	B	R
L	L	L	D			R
L	L	H	T			R
L	H	L	D			D
L	H	H	T			D
H	L	X	D			R
H	H	X	D			D


H = high level, L = low level, R = receive, T = transmit,
D = disable, X = irrelevant

Direction of data transmission is from A_n to B_n for the SN75ALS056 and from D_n to B_n for the SN75ALS057. Direction of data reception is from B_n to A_n for the SN75ALS056 and from B_n to R_n for the SN75ALS057. Data transfer is inverting in both directions.

SN75ALS056, SN75ALS057 TRAPEZOIDAL-WAVEFORM INTERFACE BUS TRANSCEIVERS

SLLS028G – AUGUST 1987 – REVISED JUNE 1998

schematics of inputs and outputs



† Additional ESD protection is on the SN75ALS057, which has separate receiver-output and driver-input pins.

absolute maximum ratings over operating free-air temperature (unless otherwise noted)‡

Supply voltage, V_{CC} (see Note 1)	6 V
Control input voltage, V_I	5.5 V
Driver input voltage, V_I	5.5 V
Driver output voltage, V_O	2.5 V
Receiver input voltage, V_I	2.5 V
Receiver output voltage, V_O	5.5 V
Continuous total power dissipation	See Dissipation Rating Table
Storage temperature range, T_{stg}	–65°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds: DW or N package	260 °C

‡ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: Voltage values are with respect to network ground terminal.

SN75ALS056, SN75ALS057

TRAPEZOIDAL-WAVEFORM INTERFACE BUS TRANSCEIVERS

SLLS028G – AUGUST 1987 – REVISED JUNE 1998

DISSIPATION RATING TABLE

PACKAGE	$T_A \leq 25^\circ\text{C}$ POWER RATING	DERATING FACTOR ABOVE $T_A = 25^\circ\text{C}$	$T_A = 70^\circ\text{C}$ POWER RATING	$T_A = 125^\circ\text{C}$ POWER RATING
DW	1025 mW	8.2 mW/ $^\circ\text{C}$	656 mW	—
N	1150 mW	9.2 mW/ $^\circ\text{C}$	736 mW	—

recommended operating conditions

	MIN	NOM	MAX	UNIT
Supply voltage, V_{CC}	4.75	5	5.25	V
High-level driver and control input voltage, V_{IH}	2			V
Low-level driver and control input voltage, V_{IL}			0.8	V
Bus termination voltage	1.9		2.1	V
Operating free-air temperature, T_A	0		70	$^\circ\text{C}$

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PARAMETER		TEST CONDITION†	SN75ALS056			UNIT
			MIN	TYP†	MAX	
V_{IK}	Input clamp voltage at An, $\overline{T/R}$, or \overline{CS}	$I_I = -18\text{ mA}$			-1.5	V
V_{IT}	Receiver input threshold voltage at Bn		1.405		1.69	V
V_{OH}	High-level output voltage at An	Bn at 1.2 V, \overline{CS} at 0.8 V, $\overline{T/R}$ at 0.8 V, $I_{OH} = -400\text{ }\mu\text{A}$	2.4			V
V_{OL}	Low-level output voltage	An at 2 V, \overline{CS} at 0.8 V, $\overline{T/R}$ at 0.8 V, $I_{OL} = 16\text{ mA}$			0.5	V
		Bn at 2 V, \overline{CS} at 0.8 V, $\overline{T/R}$ at 2 V, $V_L = 2\text{ V}$, $R_L = 18.5\text{ }\Omega$, See Figure 1	0.75		1.2	
I_{IH}	High-level input current	An, $\overline{T/R}$ or \overline{CS}			40	μA
		Bn			100	
I_{IL}	Low level input current at An, $\overline{T/R}$, or \overline{CS}	$V_I = 0.4\text{ V}$			-400	μA
I_{OS}	Short-circuit output current at An	An at 0, Bn at 1.2 V, \overline{CS} at 0.8 V, $\overline{T/R}$ at 0.8 V	-40		-120	mA
I_{CC}	Supply current				75	mA
$C_{O(B)}$	Driver output capacitance			4.5		pF

† Typical values are at $V_{CC} = 5\text{ V}$, $T_A = 25^\circ\text{C}$.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN75ALS056, SN75ALS057

TRAPEZOIDAL-WAVEFORM INTERFACE BUS TRANSCEIVERS

SLLS028G – AUGUST 1987 – REVISED JUNE 1998

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PARAMETER		TEST CONDITIONS	SN75ALS057			UNIT
			MIN	TYP†	MAX	
V_{IK}	Input clamp voltage at Dn, En, \overline{TE} , or \overline{RE}	$I_I = -18 \text{ mA}$			-1.5	V
V_{IT}	Receiver input threshold voltage at Bn		1.41		1.69	V
V_{OH}	High-level output voltage at Rn	Bn at 1.2 V, \overline{RE} at 0.8 V, $I_{OH} = -400 \mu\text{A}$	2.4			V
V_{OL}	Low-level output voltage	Rn Bn at 2 V, \overline{RE} at 0.8 V, $I_{OL} = 16 \text{ mA}$			0.5	V
		Dn at 2 V, En at 2 V, \overline{TE} at 0.8 V, $V_L = 2 \text{ V}$, $R_L = 18.5 \Omega$, See Figure 1	0.75		1.2	
I_{IH}	High-level input current	$\overline{Dn}, \overline{En}, \overline{TE}, \text{ or } \overline{RE}$			40	μA
		Bn $V_I = 2 \text{ V}$, $V_{CC} = 0 \text{ or } 5.25 \text{ V}$, Dn at 0.8 V, En at 0.8 V, \overline{TE} at 0.8 V			100	
I_{IL}	Low-level input current at Dn, En, \overline{TE} , or \overline{RE}	$V_I = 0.4 \text{ V}$			-400	μA
I_{OS}	Short-circuit output current at Rn	Rn at 0, Bn at 1.2 V, \overline{RE} at 0.8 V	-40		-120	mA
I_{CC}	Supply current				40	mA
$C_{O(B)}$	Driver output capacitance				4.5	pF

† Typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^\circ\text{C}$.

switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	SN75ALS056 DRIVER			UNIT
				MIN	TYP†	MAX	
t_{PLH1}	\overline{CS}	Bn	An and T/\overline{R} at 2 V, $V_L = 2 \text{ V}$, $R_{L1} = 18 \Omega$, $C_L = 30 \text{ pF}$, R_{L2} not connected, See Figure 2			24	ns
t_{PHL1}						20	
t_{PLH2}	An	Bn	\overline{CS} at 0.8 V, T/\overline{R} at 2 V, $V_L = 2 \text{ V}$, $R_{L1} = 18 \Omega$, R_{L2} not connected, $C_L = 30 \text{ pF}$, See Figure 2,			19	ns
t_{PHL2}						18	
t_{PLH3}	T/\overline{R}	Bn	$V_I(\text{An}) = 5 \text{ V}$, \overline{CS} at 0.8 V, $R_{L1} = 18 \Omega$, $C_L = 30 \text{ pF}$, R_{L2} not connected, $V_L = 2 \text{ V}$, See Figure 3,			25	ns
t_{PHL3}						35	
t_{TLH}	An	Bn	\overline{CS} at 0.8 V, T/\overline{R} at 2 V, $V_L = 2 \text{ V}$, $C_L = 30 \text{ pF}$, $R_{L1} = 18 \Omega$, R_{L2} not connected, See Figure 2	1	3	11	ns
t_{THL}				1	3	6	

† Typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^\circ\text{C}$.



SN75ALS056, SN75ALS057

TRAPEZOIDAL-WAVEFORM INTERFACE BUS TRANSCEIVERS

SLLS028G – AUGUST 1987 – REVISED JUNE 1998

switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PARAMETER		FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	SN75ALS056 RECEIVER		UNIT
					MIN	MAX	
t _{PLH4}	Propagation delay time, low-to-high-level output	Bn	An	$\overline{\text{CS}}$ at 0.8 V, $\text{T}/\overline{\text{R}}$ at 0.8 V, $\text{R}_{\text{L}1} = 390 \, \Omega$, $\text{R}_{\text{L}2} = 1.6 \, \text{k}\Omega$, $\text{C}_{\text{L}} = 30 \, \text{pF}$, See Figure 4	18		ns
t _{PHL4}	Propagation delay time, high-to-low-level output				18		
t _{PLZ1}	Output disable time from low level	$\text{T}/\overline{\text{R}}$	An	$\overline{\text{CS}}$ at 0.8 V, $\text{V}_{\text{I}}(\text{Bn}) = 2 \, \text{V}$, $\text{V}_{\text{L}} = 5 \, \text{V}$, $\text{R}_{\text{L}1} = 390 \, \Omega$, $\text{R}_{\text{L}2}$ not connected, $\text{C}_{\text{L}} = 15 \, \text{pF}$, See Figure 3	20		ns
t _{PZL1}	Output enable time to low level	$\text{T}/\overline{\text{R}}$	An	$\overline{\text{CS}}$ at 0.8 V, $\text{V}_{\text{I}}(\text{Bn}) = 2 \, \text{V}$, $\text{V}_{\text{L}} = 5 \, \text{V}$, $\text{R}_{\text{L}1} = 390 \, \Omega$, $\text{R}_{\text{L}2} = 1.6 \, \text{k}\Omega$, $\text{C}_{\text{L}} = 30 \, \text{pF}$, See Figure 3	40		ns
t _{PHZ1}	Output disable time from high level	$\text{T}/\overline{\text{R}}$	An	$\overline{\text{CS}}$ at 0.8 V, $\text{V}_{\text{I}}(\text{Bn}) = 0$, $\text{V}_{\text{L}} = 0$, $\text{R}_{\text{L}1} = 390 \, \Omega$, $\text{R}_{\text{L}2}$ not connected, $\text{C}_{\text{L}} = 15 \, \text{pF}$, See Figure 3	17		ns
t _{PZH1}	Output enable time to high level	$\text{T}/\overline{\text{R}}$	An	$\overline{\text{CS}}$ at 0.8 V, $\text{V}_{\text{I}}(\text{Bn}) = 0$, $\text{V}_{\text{L}} = 0$, $\text{R}_{\text{L}1}$ not connected, $\text{R}_{\text{L}2} = 1.6 \, \text{k}\Omega$, $\text{C}_{\text{L}} = 30 \, \text{pF}$, See Figure 3	15		ns
t _{PLZ2}	Output disable time from low level	$\overline{\text{CS}}$	An	Bn at 2 V, $\text{T}/\overline{\text{R}}$ at 0.8 V, $\text{C}_{\text{L}} = 5 \, \text{pF}$, $\text{V}_{\text{L}} = 5 \, \text{V}$, $\text{R}_{\text{L}1} = 390 \, \Omega$, $\text{R}_{\text{L}2}$ not connected, See Figure 5	18		ns
t _{PZL2}	Output enable time to low level	$\overline{\text{CS}}$	An	Bn at 2 V, $\text{T}/\overline{\text{R}}$ at 0.8 V, $\text{C}_{\text{L}} = 30 \, \text{pF}$, $\text{V}_{\text{L}} = 5 \, \text{V}$, $\text{R}_{\text{L}1} = 390 \, \Omega$, $\text{R}_{\text{L}2} = 1.6 \, \text{k}\Omega$, See Figure 5	15		ns
t _{PHZ2}	Output disable time from high level	$\overline{\text{CS}}$	An	Bn at 0.8 V, $\text{T}/\overline{\text{R}}$ at 0.8 V, $\text{C}_{\text{L}} = 5 \, \text{pF}$, $\text{V}_{\text{L}} = 0$, $\text{R}_{\text{L}1} = 390 \, \Omega$, $\text{R}_{\text{L}2}$ not connected, See Figure 5	8		ns
t _{PZH2}	Output enable time to high level	$\overline{\text{CS}}$	An	Bn at 0.8 V, $\text{T}/\overline{\text{R}}$ at 0.8 V, $\text{C}_{\text{L}} = 30 \, \text{pF}$, $\text{V}_{\text{L}} = 0$, $\text{R}_{\text{L}1}$ not connected, $\text{R}_{\text{L}2} = 1.6 \, \text{k}\Omega$, See Figure 5	17		ns
t _{w(NR)}	Receiver noise rejection pulse duration	Bn	An	$\overline{\text{CS}}$ at 0.8 V, $\text{T}/\overline{\text{R}}$ at 0.8 V, $\text{R}_{\text{L}1} = 390 \, \Omega$, $\text{R}_{\text{L}2} = 1.6 \, \text{k}\Omega$, $\text{C}_{\text{L}} = 30 \, \text{pF}$, $\text{V}_{\text{L}} = 5 \, \text{V}$, See Figure 6	3		ns

SN75ALS056, SN75ALS057

TRAPEZOIDAL-WAVEFORM INTERFACE BUS TRANSCEIVERS

SLLS028G – AUGUST 1987 – REVISED JUNE 1998

switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PARAMETER		FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	SN75ALS057 DRIVER			UNIT
					MIN	TYP†	MAX	
tPLH1	Propagation delay time, low-to-high-level output	\overline{TE}	Bn	Dn, En, \overline{RE} at 2 V, $V_L = 2$ V, R_{L2} not connected, $R_{L1} = 18 \Omega$, See Figure 2, $C_L = 30$ pF	24			ns
tPHL1	Propagation delay time, high-to-low-level output				20			
tPLH2	Propagation delay time, low-to-high-level output	Dn or En	Bn	\overline{TE} at 0.8 V, \overline{RE} at 2 V, $V_L = 2$ V, $R_{L1} = 18 \Omega$, R_{L2} not connected, $C_L = 30$ pF, See Figure 2	19			ns
tPHL2	Propagation delay time, high-to-low-level output				18			
tTLH	Transition time, low-to-high-level output	Dn or En	Bn	\overline{RE} at 2 V, $V_L = 2$ V, \overline{TE} at 0.8 V, $R_{L1} = 18 \Omega$, R_{L2} not connected, $C_L = 30$ pF, See Figure 2	1	3	11	ns
tTHL	Transition time, high-to-low-level output				1	3	6	

† Typical values are at $V_{CC} = 5$ V, $T_A = 25^\circ\text{C}$.

switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (continued)

PARAMETER		FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	SN75ALS057 RECEIVER		UNIT
					MIN	MAX	
tPLH4	Propagation delay time, low-to-high-level output	Bn	Rn	\overline{RE} at 0.8 V, \overline{TE} at 2 V, $V_L = 5$ V, $R_{L1} = 390\ \Omega$, $R_{L2} = 1.6\ k\Omega$, $C_L = 30\ pF$, See Figure 4	18		ns
tPHL4	Propagation delay time, high-to-low-level output				18		
tPLZ2	Output disable time from low level	\overline{RE}	Rn	Bn at 2 V, \overline{TE} at 2 V, $V_L = 5$ V, $C_L = 5\ pF$, $R_{L1} = 390\ \Omega$, R_{L2} not connected, See Figure 5	18		ns
tPZL2	Output enable time to low level	\overline{RE}	Rn	Bn at 2 V, \overline{TE} at 2 V, $V_L = 5$ V, $C_L = 30\ pF$, $R_{L1} = 390\ \Omega$, $R_{L2} = 1.6\ k\Omega$, See Figure 5	15		ns
tPHZ2	Output disable time from high level	\overline{RE}	Rn	Bn at 0.8 V, \overline{TE} at 2 V, $V_L = 0$, $C_L = 5\ pF$, $R_{L1} = 390\ \Omega$, R_{L2} not connected, See Figure 5	17		ns
tPZH2	Output enable time to high level	\overline{RE}	Rn	Bn at 0.8 V, \overline{TE} at 2 V, $V_L = 0$, $C_L = 30\ pF$, R_{L1} not connected, $R_{L2} = 1.6\ k\Omega$, See Figure 5	17		ns
t _w (NR)	Receiver noise rejection pulse duration	Bn	Rn	\overline{TE} at 2 V, \overline{RE} at 0.8 V, $V_L = 0$, $R_{L1} = 390\ \Omega$, $R_{L2} = 1.6\ k\Omega$, $C_L = 30\ pF$, See Figure 6	3		ns



SN75ALS056, SN75ALS057 TRAPEZOIDAL-WAVEFORM INTERFACE BUS TRANSCEIVERS

SLLS028G – AUGUST 1987 – REVISED JUNE 1998

switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (continued)

PARAMETER		FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	SN75ALS057 DRIVER PLUS RECEIVER		UNIT
					MIN	MAX	
t _{PLH6}	Propagation delay time, low-to-high-level output	D _n	R _n	\overline{RE} at 0.8 V, \overline{TE} at 0.8 V, R _{L1} = 390 Ω, R _{L2} = 1.6 kΩ, C _L = 30 pF, See Figure 7	40		ns
t _{PHL6}	Propagation delay time, high-to-low-level output				40		

PARAMETER MEASUREMENT INFORMATION




Figure 1. Driver Low-Level-Output-Voltage Test Circuit

SN75ALS056, SN75ALS057 TRAPEZOIDAL-WAVEFORM INTERFACE BUS TRANSCEIVERS

SLLS028G – AUGUST 1987 – REVISED JUNE 1998

PARAMETER MEASUREMENT INFORMATION





Figure 2. Driver Test Circuit and Voltage Waveforms


SN75ALS056, SN75ALS057 TRAPEZOIDAL-WAVEFORM INTERFACE BUS TRANSCEIVERS

SLLS028G – AUGUST 1987 – REVISED JUNE 1998

PARAMETER MEASUREMENT INFORMATION



TEST CIRCUIT




VOLTAGE WAVEFORMS

NOTE A: $t_r = t_f \leq 5$ ns from 10% to 90%

Figure 3. Propagation Delay From T/R to An or Bn Test Circuit and Voltage Waveforms


SN75ALS056, SN75ALS057 TRAPEZOIDAL-WAVEFORM INTERFACE BUS TRANSCEIVERS

SLLS028G – AUGUST 1987 – REVISED JUNE 1998



NOTE A: $t_r = t_f \leq 5$ ns from 10% to 90%

Figure 4. Receiver Test Circuit and Voltage Waveforms




NOTE A: $t_r = t_f \leq 5$ ns from 10% to 90%

Figure 5. Propagation Delay From \overline{CS} to An or \overline{RE} to Rn Test Circuit and Voltage Waveforms

SN75ALS056, SN75ALS057 TRAPEZOIDAL-WAVEFORM INTERFACE BUS TRANSCEIVERS


SLLS028G – AUGUST 1987 – REVISED JUNE 1998

PARAMETER MEASUREMENT INFORMATION



NOTE A: $t_r = t_f \leq 5$ ns from 10% to 90%

Figure 6. Receiver Noise-Immunity Test Circuit and Voltage Waveforms



NOTE A: $t_r = t_f \leq 5$ ns from 10% to 90%

Figure 7. Driver Plus Receiver Delay-Times Test Circuits and Voltage Waveforms

PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
SN75ALS056DW	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN75ALS056DWR	ACTIVE	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN75ALS056DWRE4	ACTIVE	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN75ALS056N	ACTIVE	PDIP	N	20	20	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
SN75ALS056NE4	ACTIVE	PDIP	N	20	20	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
SN75ALS057DW	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN75ALS057DWE4	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN75ALS057DWR	ACTIVE	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN75ALS057DWRE4	ACTIVE	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN75ALS057N	ACTIVE	PDIP	N	20	20	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
SN75ALS057NE4	ACTIVE	PDIP	N	20	20	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBsolete: TI has discontinued the production of the device.

⁽²⁾ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check <http://www.ti.com/productcontent> for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI

to Customer on an annual basis.

N (R-PDIP-T**)

16 PINS SHOWN

PLASTIC DUAL-IN-LINE PACKAGE



PINS **	14	16	18	20
DIM				
A MAX	0.775 (19,69)	0.775 (19,69)	0.920 (23,37)	1.060 (26,92)
A MIN	0.745 (18,92)	0.745 (18,92)	0.850 (21,59)	0.940 (23,88)
MS-001 VARIATION	AA	BB	AC	AD



14/18 Pin Only
20 Pin vendor option

4040049/E 12/2002

- NOTES:
- A. All linear dimensions are in inches (millimeters).
 - B. This drawing is subject to change without notice.
 - Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
 - The 20 pin end lead shoulder width is a vendor option, either half or full width.

DW (R-PDSO-G20)

PLASTIC SMALL-OUTLINE PACKAGE



4040000-4/F 06/2004

- NOTES:
- All linear dimensions are in inches (millimeters).
 - This drawing is subject to change without notice.
 - Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
 - Falls within JEDEC MS-013 variation AC.

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments
Post Office Box 655303 Dallas, Texas 75265

Copyright © 2006, Texas Instruments Incorporated