

# 1-Mbit (64 K × 16) Static RAM

#### **Features**

■ Temperature Range
□ Automotive: –40 °C to 125 °C

■ High speed□ t<sub>AA</sub> = 15 ns

■ Optimized voltage range: 2.5 V to 2.7 V

■ Low active power: 220 mW (Max)

■ Automatic power-down when deselected

■ Independent control of upper and lower bits

■ CMOS for optimum speed/power

■ Available in Pb-free and non Pb-free 44-pin TSOP II, 44-pin (400-Mil) Molded SOJ and Pb-free 48-ball FBGA packages

### **Functional Description**

The CY7C1021CV26 is a high-performance CMOS static RAM organized as 65,536 words by 16 bits. This device has an automatic power-down feature that significantly reduces power consumption when deselected.


Writing to the device is accomplished by taking Chip Enable  $(\overline{CE})$  and Write Enable  $(\overline{WE})$  inputs LOW. If Byte Low Enable  $(\overline{BLE})$  is LOW, then data from I/O pins  $(I/O_0$  through  $I/O_7)$ , is written into the location specified on the address pins  $(A_0$  through  $A_{15})$ . If Byte High Enable  $(\overline{BHE})$  is LOW, then data from I/O pins  $(I/O_8$  through  $I/O_{15})$  is written into the location specified on the address pins  $(A_0$  through  $A_{15})$ .

Reading from the device is accomplished by taking Chip Enable  $(\overline{\text{CE}})$  and Output Enable  $(\overline{\text{OE}})$  LOW while forcing the Write Enable  $(\overline{\text{WE}})$  HIGH. If Byte Low Enable  $(\overline{\text{BLE}})$  is LOW, then data from the memory location specified by the address pins will appear on I/O<sub>0</sub> to I/O<sub>7</sub>. If Byte High Enable  $(\overline{\text{BHE}})$  is LOW, then data from memory will appear on I/O<sub>8</sub> to I/O<sub>15</sub>. See the truth table at the end of this data sheet for a complete description of Read and Write modes.

The input/output pins (I/O $_0$  through I/O $_{15}$ ) are placed in a high-impedance state when the device is deselected (CE HIGH), the outputs are disabled (OE HIGH), the BHE and BLE are disabled (BHE, BLE HIGH), or during a Write operation (CE LOW, and WE LOW).

For a complete list of related resources, click here.

## Logic Block Diagram







## Contents

Pin Configurations Pin Definitions Maximum Ratings Operating Range	4 5 5
Pin Definitions Maximum Ratings	4 5 5
•	5
Operating Range	
Operating Nange	
Electrical Characteristics	
Capacitance	6
Thermal Resistance	
AC Test Loads and Waveforms	6
Switching Characteristics	
Switching Waveforms	
Truth Table1	
Ordering Information1	
Ordering Code Definitions1	

Package Diagrams	13
Acronyms	15
Document Conventions	15
Units of Measure	15
Document History Page	16
Sales, Solutions, and Legal Information	17
Worldwide Sales and Design Support	17
Products	17
PSoC® Solutions	17
Cypress Developer Community	17
Technical Support	17



#### **Selection Guide**

Description [1]	-15	Unit
Maximum Access Time	15	ns
Maximum Operating Current	80	mA
Maximum CMOS Standby Current	10	mA

# **Pin Configurations**

Figure 1. 44-pin SOJ/TSOP II pinout [2]





Figure 2. 48-ball FBGA pinout [2]



#### Notes

<sup>1.</sup> Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V<sub>CC</sub> = V<sub>CC(typ.)</sub>, T<sub>A</sub> = 25 °C.

<sup>2.</sup> NC pins are not connected on the die.



# **Pin Definitions**

Pin Name	Pin Number	I/O Type	Description			
A <sub>0</sub> -A <sub>15</sub>	1–5, 18–21, 24–27, 42–44	Input	Address Inputs used to select one of the address locations.			
I/O <sub>0</sub> –I/O <sub>15</sub>	7–10, 13–16, 29–32, 35–38	Input/Output	Bidirectional Data I/O lines. Used as input or output lines depending on operation.			
NC	22, 23, 28	No Connect	No Connects. This pin is not connected to the die.			
WE	17	Input/Control	<b>Write Enable Input, active LOW</b> . When selected LOW, a Write is conducted. When selected HIGH, a Read is conducted.			
CE	6	Input/Control	<b>Chip Enable Input, active LOW</b> . When LOW, selects the chip. When HIGH, deselects the chip.			
BHE, BLE	40, 39	Input/Control	Byte Write Select Inputs, active LOW. $\overline{\rm BHE}$ controls I/O <sub>15</sub> –I/O <sub>8</sub> , $\overline{\rm BLE}$ controls I/O <sub>7</sub> –I/O <sub>0</sub> .			
OE	41	Input/Control	Output Enable, active LOW. Controls the direction of the I/O pins. When LOW, the I/O pins are allowed to behave as outputs. When de-asserted HIGH, I/O pins are tri-stated, and act as input data pins.			
V <sub>SS</sub>	12, 34	Ground	Ground for the device. Should be connected to ground of the system.			
V <sub>CC</sub>	11, 33	Power Supply	Power Supply inputs to the device.			



# **Maximum Ratings**

Supply voltage on  $V_{CC}$  to relative  $GND^{[3]}$  .....-0.5 V to +4.6 V

DC voltage applied to outputs in high Z state<sup>[3]</sup> ......-0.5 V to V<sub>CC</sub> + 0.5 V

DC input voltage <sup>[3]</sup>	–0.5 V to V <sub>CC</sub> + 0.5 V
Current into outputs (LOW)	20 mA
Static discharge voltage (per MIL-STD-883, method 3015)	> 2001 V
Latch-up current	> 200 mA

# **Operating Range**

Range	Ambient Temperature	V <sub>cc</sub>
Automotive	–40 °C to +125 °C	2.5 V-2.7 V

#### **Electrical Characteristics**

Over the Operating Range

Davameter	Description	Test Conditions	-1	Unit	
Parameter	Description	Test Conditions	Min	Max	Unit
V <sub>OH</sub>	Output HIGH voltage	V <sub>CC</sub> = Min, I <sub>OH</sub> = -1.0 mA	2.3	-	V
V <sub>OL</sub>	Output LOW voltage	V <sub>CC</sub> = Min, I <sub>OL</sub> = 1.0 mA	-	0.4	V
V <sub>IH</sub>	Input HIGH voltage		2.0	V <sub>CC</sub> + 0.3	V
V <sub>IL</sub>	Input LOW voltage <sup>[3]</sup>		-0.3	0.8	V
I <sub>IX</sub>	Input leakage current	$GND \le V_1 \le V_{CC}$	-3	+3	μΑ
l <sub>oz</sub>	Output leakage current	$GND \le V_I \le V_{CC}$ , output disabled	-3	+3	μΑ
I <sub>CC</sub>	V <sub>CC</sub> operating supply current	$V_{CC}$ = Max, $I_{OUT}$ = 0 mA, f = $f_{MAX}$ = 1/ $t_{RC}$	-	80	mA
I <sub>SB1</sub>	Automatic CE power-down Current – TTL inputs	Max $V_{CC}$ , $\overline{CE} \ge V_{IH}$ , $V_{IN} \ge V_{IH}$ or $V_{IN} \le V_{IL}$ , $f = f_{MAX}$	_	15	mA
I <sub>SB2</sub>	Automatic CE power-down Current – CMOS inputs	$ \begin{aligned} &\text{Max V}_{\text{CC}}, \overline{\text{CE}} \geq \text{V}_{\text{CC}} - 0.3 \text{ V}, \text{V}_{\text{IN}} \geq \text{V}_{\text{CC}} - 0.3 \text{ V}, \\ &\text{or V}_{\text{IN}} \leq 0.3 \text{ V}, \text{f} = 0 \end{aligned} $	_	10	mA

#### Note

Document Number: 38-05589 Rev. \*J

<sup>3.</sup>  $V_{IL}$  (min.) = -2.0V and  $V_{IH}$ (max) =  $V_{CC}$  + 0.5 V for pulse durations of less than 20 ns.



# Capacitance


Parameter [4]	Description	Test Conditions	Max	Unit
C <sub>IN</sub>	Input capacitance	$T_A = 25 ^{\circ}\text{C}, f = 1 \text{MHz}, V_{CC} = 2.6 \text{V}$	8	pF
C <sub>OUT</sub>	Output capacitance		8	pF

## **Thermal Resistance**

Parameter [4]	Description	Test Conditions	44-pin TSOP II	Unit
$\Theta_{JA}$	Thermal resistance (junction to ambient)	Still Air, soldered on a 3 × 4.5 inch, four-layer printed circuit board	76.92	°C/W
$\Theta_{\sf JC}$	Thermal resistance (junction to case)		15.86	°C/W

### **AC Test Loads and Waveforms**

Figure 3. AC Test Loads and Waveforms [5]



#### Notes

- 4. Tested initially and after any design or process changes that may affect these parameters.
  5. AC characteristics (except high Z) are tested using the Thevenin load shown in Figure 3 (a). High Z characteristics are tested for all speeds using the test load shown in Figure 3 (c).



# **Switching Characteristics**

Over the Operating Range

<b>D</b> [6]	Bereitster	-	15	T., .,
Parameter [6]	Description	Min	Max	Unit
Read Cycle			•	_
t <sub>RC</sub>	Read cycle time	15	_	ns
t <sub>AA</sub>	Address to data valid	-	15	ns
t <sub>OHA</sub>	Data hold from address change	3	_	ns
t <sub>ACE</sub>	CE LOW to data valid	_	15	ns
t <sub>DOE</sub>	OE LOW to data valid	_	7	ns
t <sub>LZOE</sub>	OE LOW to low Z [7]	0	_	ns
t <sub>HZOE</sub>	OE HIGH to high Z [7, 8]	_	7	ns
t <sub>LZCE</sub>	CE LOW to low Z [7]	3	_	ns
t <sub>HZCE</sub>	CE HIGH to high Z [7, 8]	_	7	ns
t <sub>PU</sub> <sup>[9]</sup>	CE LOW to power-up	0	_	ns
t <sub>PD</sub> <sup>[9]</sup>	CE HIGH to power-down	_	15	ns
t <sub>DBE</sub>	Byte enable to data valid	_	7	ns
t <sub>LZBE</sub>	Byte enable to low Z	0	-	ns
t <sub>HZBE</sub>	Byte disable to high Z	-	7	ns
Write Cycle [10	, 11]	·		
t <sub>WC</sub>	Write cycle time	15	_	ns
t <sub>SCE</sub>	CE LOW to write end	10	-	ns
t <sub>AW</sub>	Address set-up to write end	10	-	ns
t <sub>HA</sub>	Address hold from write end	0	-	ns
t <sub>SA</sub>	Address set-up to write start	0	-	ns
t <sub>PWE</sub>	WE pulse width	10	_	ns
t <sub>SD</sub>	Data set-up to write end	8	_	ns
t <sub>HD</sub>	Data hold from write end	0	_	ns
t <sub>LZWE</sub>	WE HIGH to low Z [7]	3	_	ns
t <sub>HZWE</sub>	WE LOW to high Z [7, 8]	-	7	ns
t <sub>BW</sub>	Byte enable to end of write	9	_	ns

Notes
6. Test conditions assume signal transition time of 2.6 ns or less, timing reference levels of 1.3 V, input pulse levels of 0 to 2.6 V.
7. At any given temperature and voltage condition, t<sub>HZCE</sub> is less than t<sub>LZCE</sub>, t<sub>HZCE</sub> is less than t<sub>LZWE</sub> is less than t<sub>LZWE</sub> for any given device.
8. t<sub>HZCE</sub>, t<sub>HZCE</sub>, and t<sub>HZWE</sub> are specified with a load capacitance of 5 pF as in part (c) of Figure 3. Transition is measured ±500 mV from steady-state voltage.
9. This parameter is guaranteed by design and is not tested.
10. The internal Write time of the memory is defined by the overlap of CE LOW, WE LOW and BHE/BLE LOW. CE, WE and BHE/BLE must be LOW to initiate a Write, and the transition of these signals can terminate the Write. The input data set-up and hold timing should be referenced to the leading edge of the signal that terminates the Write.
11. The minimum write pulse width for Write Cycle No. 3 (WE Controlled, OE LOW) should be sum of t<sub>SD</sub> and t<sub>HZWE</sub>.



# **Switching Waveforms**

Figure 4. Read Cycle No. 1 [12, 13]





Figure 5. Read Cycle No. 2 (OE Controlled) [13, 14]



<sup>12.</sup> Device is continuously selected.  $\overline{OE}$ ,  $\overline{CE}$ ,  $\overline{BHE}$  and/or  $\overline{BLE} = V_{IL}$ .

<sup>13.</sup> WE is HIGH for Read cycle.

14. Address valid prior to or coincident with  $\overline{\text{CE}}$  transition LOW.



# Switching Waveforms (continued)

Figure 6. Write Cycle No. 1 (CE Controlled) [15, 16]





Figure 7. Write Cycle No. 2 (BLE or BHE Controlled)



#### Notes

Notes


15. Data I/O is high-impedance if OE or BHE and/or BLE= V<sub>IH</sub>.

16. If CE goes HIGH simultaneously with WE going HIGH, the output remains in a high-impedance state.



# Switching Waveforms (continued)

Figure 8. Write Cycle No. 3 (WE Controlled, OE LOW) [17]





# **Truth Table**

CE	OE	WE	BLE	BHE	I/O <sub>0</sub> –I/O <sub>7</sub>	I/O <sub>8</sub> –I/O <sub>15</sub>	Mode	Power
Н	Χ	Х	X	X	High Z	High Z	Power-down	Standby (I <sub>SB</sub> )
L	L	Н	L	L	Data Out	Data Out	Read – All bits	Active (I <sub>CC</sub> )
			L	Н	Data Out	High Z	Read – Lower bits only	Active (I <sub>CC</sub> )
			Н	L	High Z	Data Out	Read – Upper bits only	Active (I <sub>CC</sub> )
L	Х	L	L	L	Data In	Data In	Write – All bits	Active (I <sub>CC</sub> )
			L	Н	Data In	High Z	Write – Lower bits only	Active (I <sub>CC</sub> )
			Н	L	High Z	Data In	Write – Upper bits only	Active (I <sub>CC</sub> )
L	Н	Н	X	X	High Z	High Z	Selected, Outputs Disabled	Active (I <sub>CC</sub> )
L	Х	Х	Н	Н	High Z	High Z	Selected, Outputs Disabled	Active (I <sub>CC</sub> )




# **Ordering Information**

Cypress offers other versions of this type of product in many different configurations and features. The following table contains only the list of parts that are currently available. For a complete listing of all options, visit the Cypress website at <a href="http://www.cypress.com/products">http://www.cypress.com/products</a> or contact your local sales representative.

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives and distributors. To find the office closest to you, visit us at http://www.cypress.com/go/datasheet/offices.

Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
15	CY7C1021CV26-15ZSXE	51-85087	44-pin TSOP Type II (Pb-free)	Automotive
	CY7C1021CV26-15ZSXET	51-85087	44-pin TSOP Type II (Pb-free)	

#### **Ordering Code Definitions**





# **Package Diagrams**

Figure 9. 44-pin TSOP Z44-II Package Outline, 51-85087





Figure 10. 44-pin SOJ (400 Mils) V44.4 Package Outline, 51-85082



Document Number: 38-05589 Rev. \*J

A1 CORNER


Ε

G



# Package Diagrams (continued)

Figure 11. 48-ball FBGA (6 × 8 × 1 mm) BV48/BZ48 Package Outline, 51-85150



NOTE: PACKAGE WEIGHT: See Cypress Package Material Declaration Datasheet (PMDD) posted on the Cypress web.

51-85150 \*H



# Acronyms

Acronym	Description			
CMOS	Complementary Metal Oxide Semiconductor			
CE	Chip Enable			
FBGA	Fine-Pitch Ball Grid Array			
I/O	Input/Output			
OE	Output Enable			
SOJ	Small Outline J-lead			
SRAM	Static Random Access Memory			
TSOP	Thin Small-Outline Package			
TTL	Transistor-Transistor Logic			
WE	Write Enable			

# **Document Conventions**

### **Units of Measure**

Symbol	Unit of Measure			
°C	degree Celsius			
MHz	megahertz			
μΑ	microampere			
mA	milliampere			
mm	millimeter			
mW	milliwatt			
ns	nanosecond			
%	percent			
pF	picofarad			
V	volt			
W	watt			



# **Document History Page**

Rev.	ECN No.	Issue Date	Orig. of Change	Description of Change
**	238454	See ECN	RKF	New data sheet for Automotive.
*A	335861	See ECN	SYT	Added 44-pin SOJ Package related information in all instances across the document. Updated Ordering Information: Updated part numbers (Added Lead-Free Product Information).
*B	493543	See ECN	NXR	Updated Electrical Characteristics: Changed description of I <sub>IX</sub> parameter from "Input Load Current" to "Input Leakage Current". Removed I <sub>OS</sub> parameter and its details. Updated Ordering Information: Updated part numbers.
*C	2897087	03/22/10	AJU	Updated Ordering Information: Removed obsolete parts. Updated Package Diagrams.
*D	3057593	10/13/2010	PRAS	Updated Ordering Information: Updated part numbers. Added Ordering Code Definitions. Updated Package Diagrams.
*E	3098812	12/01/2010	PRAS	Minor edits across the document. Added Acronyms and Units of Measure. Updated to new template.
*F	3277371	06/08/2011	AJU	Updated Pin Configurations (Included pin configurations for 44-pin SOJ an 48-ball FBGA packages).
*G	4141238	09/30/2013	VINI	Updated Package Diagrams: spec 51-85087 – Changed revision from *C to *E. spec 51-85082 – Changed revision from *C to *E. spec 51-85150 – Changed revision from *F to *H. Updated to new template. Completing Sunset Review.
*H	4567793	11/12/2014	VINI	Updated Functional Description: Added "For a complete list of related resources, click here." at the end. Updated Switching Characteristics: Added Note 11 and referred the same note in "Write Cycle". Updated Switching Waveforms: Added Note 17 and referred the same note in Figure 8. Completing Sunset Review.
*	4573200	11/18/2014	VINI	Updated Ordering Information: Removed prune part numbers namely CY7C1021CV26-15VXE, CY7C1021CV26-15BAE, CY7C1021CV26-15BAET, and CY7C1021CV26-15VXET.
*J	5004033	11/05/2015	VINI	Updated to new template. Completing Sunset Review.



### Sales, Solutions, and Legal Information

#### **Worldwide Sales and Design Support**

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

#### **Products**

Automotive Clocks & Buffers Interface

Lighting & Power Control

Memory PSoC

Touch Sensing USB Controllers

Wireless/RF

cypress.com/go/automotive cypress.com/go/clocks cypress.com/go/interface cypress.com/go/powerpsoc cypress.com/go/memory cypress.com/go/psoc cypress.com/go/touch cypress.com/go/USB cypress.com/go/wireless

#### PSoC® Solutions

psoc.cypress.com/solutions PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP

#### **Cypress Developer Community**

Community | Forums | Blogs | Video | Training

#### **Technical Support**

cypress.com/go/support

© Cypress Semiconductor Corporation, 2004-2015. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.