



24AA02E48/24AA025E48/ 24AA02E64/24AA025E64

2K I²C™ Serial EEPROMs with EUI-48™ or EUI-64™ Node Identity

Device Selection Table

Part Number	Vcc Range	Max. Clock Frequency	Temp. Ranges	Cascadable	Page Size	Node Address
24AA02E48	1.7-5.5V	400 kHz ⁽¹⁾	I	No	8-Byte	EUI-48™
24AA025E48	1.7-5.5V	400 kHz ⁽¹⁾	I	Yes	16-Byte	EUI-48™
24AA02E64	1.7-5.5V	400 kHz ⁽¹⁾	I	No	8-Byte	EUI-64™
24AA025E64	1.7-5.5V	400 kHz ⁽¹⁾	I	Yes	16-Byte	EUI-64™

Note 1: 100 kHz for Vcc < 2.5V


Features:

- Pre-programmed Globally Unique, 48-bit or 64-bit Node Address
- Compatible with EUI-48™ and EUI-64™
- Single Supply with Operation Down to 1.7V
- Low-Power CMOS Technology:
 - Read current 1 mA, max.
 - Standby current 1 µA, max.
- 2-Wire Serial Interface, I²C™ Compatible
- Schmitt Trigger Inputs for Noise Suppression
- Output Slope Control to Eliminate Ground Bounce
- 100 kHz and 400 kHz Clock Compatibility
- Page Write Time 3 ms, typical
- Self-Timed Erase/Write Cycle
- Page Write Buffer:
 - 8-byte page (24AA02E48/24AA02E64)
 - 16-byte page (24AA025E48/24AA025E64)
- ESD Protection >4,000V
- More than 1 Million Erase/Write Cycles
- Data Retention >200 Years
- Factory Programming Available
- Available Packages:
 - 8-lead SOIC and 5-lead SOT-23 (24AA02E48/24AA02E64)
 - 8-lead SOIC and 6-lead SOT-23 (24AA025E48/24AA025E64)
- Pb-free and RoHS Compliant
- Temperature Ranges:
 - Industrial (I): -40°C to +85°C


Description:

The Microchip Technology Inc. 24AA02E48/24AA025E48/24AA02E64/24AA025E64 (24AA02EXXX*) is a 2 Kbit Electrically Erasable PROM. The device is organized as two blocks of 128 x 8-bit memory with a 2-wire serial interface. Low-voltage design permits operation down to 1.7V, with maximum standby and active currents of only 1 µA and 1 mA, respectively. The 24AA02EXXX also has a page write capability for up to eight bytes of data (16 bytes on the 24AA025E48/24AA025E64). The 24AA02EXXX is available in the standard 8-pin SOIC, 5-lead SOT-23, and 6-lead SOT-23 packages.

Packages (24AA02E48/24AA02E64)




Packages (24AA025E48/24AA025E64)



*24AA02EXXX is used in this document as a generic part number for the 24AA02E48/24AA025E48/24AA02E64/24AA025E64 devices.

Block Diagram



1.0 ELECTRICAL CHARACTERISTICS

Absolute Maximum Ratings (†)

V _{CC}	6.5V
All inputs and outputs w.r.t. V _{SS}	-0.3V to V _{CC} +1.0V
Storage temperature	-65°C to +150°C
Ambient temperature with power applied.....	-40°C to +85°C
ESD protection on all pins	≥ 4 kV

† NOTICE: Stresses above those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operational listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

TABLE 1-1: DC CHARACTERISTICS

DC CHARACTERISTICS			Industrial (I): TA = -40°C to +85°C, V _{CC} = +1.7V to +5.5V				
Param. No.	Sym.	Characteristic	Min.	Typ.	Max.	Units	Conditions
	—	SCL, SDA, A0, A1, and A2 pins	—	—	—	—	—
D1	V _{IH}	High-level Input Voltage	0.7 V _{CC}	—	—	V	—
D2	V _{IL}	Low-level Input Voltage	—	—	0.3 V _{CC}	V	—
D3	V _{HYS}	Hysteresis of Schmitt Trigger inputs	0.05 V _{CC}	—	—	V	(Note)
D4	V _{OL}	Low-level Output Voltage	—	—	0.40	V	I _{OL} = 3.0 mA, V _{CC} = 2.5V
D5	I _{LI}	Input Leakage Current	—	—	±1	μA	V _{IN} = V _{SS} or V _{CC}
D6	I _{LO}	Output Leakage Current	—	—	±1	μA	V _{OUT} = V _{SS} or V _{CC}
D7	C _{IN} , C _{OUT}	Pin Capacitance (all inputs/outputs)	—	—	10	pF	V _{CC} = 5.0V (Note) TA = 25°C, F _{CLK} = 1 MHz
D8	I _{CC} write	Operating Current	—	0.1	3	mA	V _{CC} = 5.5V, SCL = 400 kHz
D9	I _{CC} read		—	0.05	1	mA	—
D10	I _{CCS}	Standby Current	—	0.01	1	μA	Industrial SDA = SCL = V _{CC} WP = V _{SS}

Note: This parameter is periodically sampled and not 100% tested.

TABLE 1-2: AC CHARACTERISTICS

AC CHARACTERISTICS			Industrial (I): TA = -40°C to +85°C, VCC = +1.7V to +5.5V				
Param. No.	Sym.	Characteristic	Min.	Typ.	Max.	Units	Conditions
1	FCLK	Clock frequency	— —	— —	400 100	kHz	2.5V ≤ VCC ≤ 5.5V 1.7V ≤ VCC < 2.5V
2	THIGH	Clock high time	600 4000	— —	— —	ns	2.5V ≤ VCC ≤ 5.5V 1.7V ≤ VCC < 2.5V
3	TLOW	Clock low time	1300 4700	— —	— —	ns	2.5V ≤ VCC ≤ 5.5V 1.7V ≤ VCC < 2.5V
4	TR	SDA and SCL rise time (Note 1)	— —	— —	300 1000	ns	2.5V ≤ VCC ≤ 5.5V (Note 1) 1.7V ≤ VCC < 2.5V (Note 1)
5	TF	SDA and SCL fall time	—	— —	300	ns	(Note 1)
6	THD:STA	Start condition hold time	600 4000	— —	— —	ns	2.5V ≤ VCC ≤ 5.5V 1.7V ≤ VCC < 2.5V
7	TSU:STA	Start condition setup time	600 4700	— —	— —	ns	2.5V ≤ VCC ≤ 5.5V 1.7V ≤ VCC < 2.5V
8	THD:DAT	Data input hold time	0	— —	—	ns	(Note 2)
9	TSU:DAT	Data input setup time	100 250	— —	— —	ns	2.5V ≤ VCC ≤ 5.5V 1.7V ≤ VCC < 2.5V
10	TSU:STO	Stop condition setup time	600 4000	— —	— —	ns	2.5V ≤ VCC ≤ 5.5V 1.7V ≤ VCC < 2.5V
11	TAA	Output valid from clock (Note 2)	— —	— —	900 3500	ns	2.5V ≤ VCC ≤ 5.5V 1.7V ≤ VCC < 2.5V
12	TBUF	Bus free time: Time the bus must be free before a new transmission can start	1300 4700	— —	— —	ns	2.5V ≤ VCC ≤ 5.5V 1.7V ≤ VCC < 2.5V
13	TOF	Output fall time from VIH minimum to VIL maximum	— —	— —	250 250	ns	2.5V ≤ VCC ≤ 5.5V 1.7V ≤ VCC < 2.5V
14	TSP	Input filter spike suppression (SDA and SCL pins)	—	—	50	ns	(Notes 1 and 3)
15	TWC	Write cycle time (byte or page)	—	—	5	ms	—
16	—	Endurance	1M	—	—	cycles	25°C (Note 4)

Note 1: Not 100% tested. CB = total capacitance of one bus line in pF.

2: As a transmitter, the device must provide an internal minimum delay time to bridge the undefined region (minimum 300 ns) of the falling edge of SCL to avoid unintended generation of Start or Stop conditions.

3: The combined TSP and VHYS specifications are due to new Schmitt Trigger inputs which provide improved noise spike suppression. This eliminates the need for a Ti specification for standard operation.

4: This parameter is not tested but ensured by characterization. For endurance estimates in a specific application, please consult the Total Endurance™ Model which can be obtained from Microchip's web site at www.microchip.com.

FIGURE 1-1: BUS TIMING DATA





FIGURE 1-2: BUS TIMING START/STOP



2.0 PIN DESCRIPTIONS

The descriptions of the pins are listed in [Table 2-1](#).

TABLE 2-1: PIN FUNCTION TABLE

Name	SOIC	5-Pin SOT-23	6-Pin SOT-23	Description
A0	1	—	5	Chip Address Input ⁽¹⁾
A1	2	—	4	Chip Address Input ⁽¹⁾
A2	3	—	—	Chip Address Input ⁽¹⁾
Vss	4	2	2	Ground
SDA	5	3	3	Serial Address/Data I/O
SCL	6	1	1	Serial Clock
NC	7	5	—	Not Connected
Vcc	8	4	6	+1.7V to 5.5V Power Supply

Note 1: Chip address inputs A0, A1 and A2 are not connected on the 24AA02E48/24AA02E64.

2.1 Serial Address/Data Input/Output (SDA)

SDA is a bidirectional pin used to transfer addresses and data into and out of the device. Since it is an open-drain terminal, the SDA bus requires a pull-up resistor to Vcc (typical 10 k Ω for 100 kHz, 2 k Ω for 400 kHz).

For normal data transfer, SDA is allowed to change only during SCL low. Changes during SCL high are reserved for indicating Start and Stop conditions.

2.2 Serial Clock (SCL)

The SCL input is used to synchronize the data transfer to and from the device.

2.3 A0, A1, A2 Chip Address Inputs

The A0, A1 and A2 pins are not used by the 24AA02E48/24AA02E64. They may be left floating or tied to either Vss or Vcc.

For the 24AA025E48/24AA025E64, the levels on the A0, A1 and A2 inputs are compared with the corresponding bits in the slave address. The chip is selected if the compare is true. For the 6-lead SOT-23 package, pin A2 is not connected and its corresponding bit in the slave address should always be set to '0'.

Up to eight 24AA025E48/24AA025E64 devices (four for the SOT-23 package) may be connected to the same bus by using different Chip Select bit combinations. These inputs must be connected to either Vss or Vcc.

3.0 FUNCTIONAL DESCRIPTION

The 24AA02EXXX supports a bidirectional, 2-wire bus and data transmission protocol. A device that sends data onto the bus is defined as transmitter, while a device receiving data is defined as a receiver. The bus has to be controlled by a master device which generates the Serial Clock (SCL), controls the bus access and generates the Start and Stop conditions, while the 24AA02EXXX works as slave. Both master and slave can operate as transmitter or receiver, but the master device determines which mode is activated.

4.0 BUS CHARACTERISTICS

The following **bus protocol** has been defined:

- Data transfer may be initiated only when the bus is not busy.
- During data transfer, the data line must remain stable whenever the clock line is high. Changes in the data line while the clock line is high will be interpreted as a Start or Stop condition.

Accordingly, the following bus conditions have been defined (Figure 4-1).

4.1 Bus Not Busy (A)

Both data and clock lines remain high.

4.2 Start Data Transfer (B)

A high-to-low transition of the SDA line while the clock (SCL) is high determines a Start condition. All commands must be preceded by a Start condition.

4.3 Stop Data Transfer (C)

A low-to-high transition of the SDA line while the clock (SCL) is high determines a Stop condition. All operations must be ended with a Stop condition.

4.4 Data Valid (D)

The state of the data line represents valid data when, after a Start condition, the data line is stable for the duration of the high period of the clock signal.

The data on the line must be changed during the low period of the clock signal. There is one clock pulse per bit of data.

Each data transfer is initiated with a Start condition and terminated with a Stop condition. The number of data bytes transferred between Start and Stop conditions is determined by the master device and is, theoretically, unlimited (although only the last sixteen will be stored when doing a write operation). When an overwrite does occur, it will replace data in a first-in first-out (FIFO) fashion.


4.5 Acknowledge

Each receiving device, when addressed, is obliged to generate an acknowledge after the reception of each byte. The master device must generate an extra clock pulse which is associated with this Acknowledge bit.

Note: The 24AA02EXXX does not generate any Acknowledge bits if an internal programming cycle is in progress.

The device that acknowledges has to pull down the SDA line during the acknowledge clock pulse in such a way that the SDA line is stable-low during the high period of the acknowledge related clock pulse. Of course, setup and hold times must be taken into account. During reads, a master must signal an end of data to the slave by not generating an Acknowledge bit on the last byte that has been clocked out of the slave. In this case, the slave (24AA02EXXX) will leave the data line high to enable the master to generate the Stop condition.

FIGURE 4-1: DATA TRANSFER SEQUENCE ON THE SERIAL BUS



5.0 DEVICE ADDRESSING

A control byte is the first byte received following the Start condition from the master device. The control byte consists of a four-bit control code. For the 24AA02EXXX, this is set as '1010' binary for read and write operations. For the 24AA02E48/24AA02E64 the next three bits of the control byte are "don't cares".


For the 24AA025E48/24AA025E64, the next three bits of the control byte are the Chip Select bits (A2, A1, A0). The Chip Select bits allow the use of up to eight 24AA025E48/24AA025E64 devices on the same bus and are used to select which device is accessed. The Chip Select bits in the control byte must correspond to the logic levels on the corresponding A2, A1 and A0 pins for the device to respond. These bits are in effect the three Most Significant bits of the word address.

For the 6-pin SOT-23 package, the A2 address pin is not available. During device addressing, the A2 Chip Select bit should be set to '0'.

The last bit of the control byte defines the operation to be performed. When set to '1', a read operation is selected. When set to '0', a write operation is selected. Following the Start condition, the 24AA02EXXX monitors the SDA bus, checking the device type identifier being transmitted and, upon a '1010' code, the slave device outputs an Acknowledge signal on the SDA line. Depending on the state of the R/W bit, the 24AA02EXXX will select a read or write operation.

Operation	Control Code	Chip Select	R/W
Read	1010	Chip Address	1
Write	1010	Chip Address	0

FIGURE 5-1: CONTROL BYTE ALLOCATION




5.1 Contiguous Addressing Across Multiple Devices

The Chip Select bits A2, A1 and A0 can be used to expand the contiguous address space for up to 16K bits by adding up to eight 24AA025E48/24AA025E64 devices on the same bus. In this case, software can use A0 of the control byte as address bit A8, A1 as address bit A9 and A2 as address bit A10. It is not possible to sequentially read across device boundaries.

For the SOT-23 package, up to four 24AA025E48/24AA025E64 devices can be added for up to 8K bits of address space. In this case, software can use A0 of the control byte as address bit A8, and A1 as address bit A9. It is not possible to sequentially read across device boundaries.

FIGURE 5-2: ADDRESS SEQUENCE BIT ASSIGNMENTS



6.0 WRITE OPERATION

6.1 Byte Write

Following the Start condition from the master, the device code (4 bits), the chip address (3 bits) and the R/W bit which is a logic-low, is placed onto the bus by the master transmitter. This indicates to the addressed slave receiver that a byte with a word address will follow once it has generated an Acknowledge bit during the ninth clock cycle. Therefore, the next byte transmitted by the master is the word address and will be written into the Address Pointer of the 24AA02EXXX. After receiving another Acknowledge signal from the 24AA02EXXX, the master device will transmit the data word to be written into the addressed memory location. The 24AA02EXXX acknowledges again and the master generates a Stop condition. This initiates the internal write cycle and, during this time, the 24AA02EXXX will not generate Acknowledge signals (Figure 6-1).

6.2 Page Write

The write-control byte, word address and the first data byte are transmitted to the 24AA02EXXX in the same way as in a byte write. However, instead of generating a Stop condition, the master transmits up to eight data bytes to the 24AA02EXXX, which are temporarily stored in the on-chip page buffer and will be written into memory once the master has transmitted a Stop condition. Upon receipt of each word, the three lower-order Address Pointer bits (four for the 24AA025E48/24AA025E64) are internally incremented by '1'. The higher-order five bits (four for the 24AA025E48/

24AA025E64) of the word address remain constant. If the master should transmit more than eight words (16 for the 24AA025E48/24AA025E64) prior to generating the Stop condition, the address counter will roll over and the previously received data will be overwritten. As with the byte write operation, once the Stop condition is received an internal write cycle will begin (Figure 6-2).

Note: Page write operations are limited to writing bytes within a single physical page **regardless** of the number of bytes actually being written. Physical page boundaries start at addresses that are integer multiples of the page buffer size (or 'page size') and end at addresses that are integer multiples of [page size – 1]. If a page write command attempts to write across a physical page boundary, the result is that the data wraps around to the beginning of the current page (overwriting data previously stored there), instead of being written to the next page, as might be expected. It is therefore necessary for the application software to prevent page write operations that would attempt to cross a page boundary.

6.3 Write Protection

The upper half of the array (80h-FFh) is permanently write-protected. Write operations to this address range are inhibited. Read operations are not affected.

The remaining half of the array (00h-7Fh) can be written to and read from normally.

FIGURE 6-1: BYTE WRITE






FIGURE 6-2: PAGE WRITE



7.0 ACKNOWLEDGE POLLING

Since the device will not acknowledge during a write cycle, this can be used to determine when the cycle is complete (this feature can be used to maximize bus throughput). Once the Stop condition for a write command has been issued from the master, the device initiates the internally-timed write cycle and ACK polling can then be initiated immediately. This involves the master sending a Start condition followed by the control byte for a write command ($R/\overline{W} = 0$). If the device is still busy with the write cycle, no ACK will be returned. If the cycle is complete, the device will return the ACK and the master can then proceed with the next read or write command. See [Figure 7-1](#) for a flow diagram of this operation.

FIGURE 7-1: ACKNOWLEDGE POLLING FLOW



8.0 READ OPERATION

Read operations are initiated in the same way as write operations, with the exception that the R/W bit of the slave address is set to '1'. There are three basic types of read operations: current address read, random read and sequential read.

8.1 Current Address Read

The 24AA02EXXX contains an address counter that maintains the address of the last word accessed, internally incremented by '1'. Therefore, if the previous access (either a read or write operation) was to address n, the next current address read operation would access data from address n + 1. Upon receipt of the slave address with R/W bit set to '1', the 24AA02EXXX issues an acknowledge and transmits the 8-bit data word. The master will not acknowledge the transfer, but does generate a Stop condition, and the 24AA02EXXX discontinues transmission (Figure 8-1).

8.2 Random Read

Random read operations allow the master to access any memory location in a random manner. To perform this type of read operation, the word address must first be set. This is accomplished by sending the word address to the 24AA02EXXX as part of a write operation. Once the word address is sent, the master generates a Start condition following the acknowledge. This terminates the write operation, but not before the internal Address Pointer is set. The master then issues the control byte again, but with the R/W bit set to a '1'. The 24AA02EXXX will then issue an acknowledge and transmit the 8-bit data word. The master will not acknowledge the transfer, but does generate a Stop condition, and the 24AA02EXXX will discontinue transmission (Figure 8-2).

8.3 Sequential Read

Sequential reads are initiated in the same way as a random read, except that once the 24AA02EXXX transmits the first data byte, the master issues an acknowledge as opposed to a Stop condition in a random read. This directs the 24AA02EXXX to transmit the next sequentially-addressed 8-bit word (Figure 8-3).

To provide sequential reads, the 24AA02EXXX contains an internal Address Pointer that is incremented by one upon completion of each operation. This Address Pointer allows the entire memory contents to be serially read during one operation.

8.4 Noise Protection

The 24AA02EXXX employs a VCC threshold detector circuit which disables the internal erase/write logic if the VCC is below 1.5V at nominal conditions.

The SCL and SDA inputs have Schmitt Trigger and filter circuits which suppress noise spikes to assure proper device operation, even on a noisy bus.

FIGURE 8-1: CURRENT ADDRESS READ




FIGURE 8-2: RANDOM READ






FIGURE 8-3: SEQUENTIAL READ



9.0 PRE-PROGRAMMED EUI-48™ OR EUI-64™ NODE ADDRESS

The 24AA02EXXX is programmed at the factory with a globally unique node address stored in the upper half of the array and permanently write-protected. The remaining 1,024 bits are available for application use.

FIGURE 9-1: MEMORY ORGANIZATION



9.1.1 EUI-64™ SUPPORT USING THE 24AAXXXE48

The pre-programmed EUI-48 node address of the 24AAXXXE48 can easily be encapsulated at the application level to form a globally unique, 64-bit node address for systems utilizing the EUI-64 standard. This is done by adding 0xFFFE between the OUI and the Extension Identifier, as shown below.

Note: As an alternative, the 24AAXXXE64 features an EUI-64 node address that can be used in EUI-64 applications directly without the need for encapsulation, thereby simplifying system software. See [Section 9.2 “EUI-64™ Node Address \(24AAXXXE64\)”](#) for details.

9.1 EUI-48™ Node Address (24AAXXXE48)

The 6-byte EUI-48™ node address value of the 24AAXXXE48 is stored in array locations 0xFA through 0xFF, as shown in [Figure 9-2](#). The first three bytes are the Organizationally Unique Identifier (OUI) assigned to Microchip by the IEEE Registration Authority. Currently, Microchip's OUIs are 0x0004A3 and 0x001EC0, though this will change as addresses are exhausted. The remaining three bytes are the Extension Identifier, and are generated by Microchip to ensure a globally unique, 48-bit value.

FIGURE 9-2: EUI-48 NODE ADDRESS PHYSICAL MEMORY MAP EXAMPLE (24AAXXXE48)

Description	24-bit Organizationally Unique Identifier			24-bit Extension Identifier		
	00h	04h	A3h	12h	34h	56h
Data						
Array Address	FAh			FFh		

Corresponding EUI-48™ Node Address: 00-04-A3-12-34-56

Corresponding EUI-64™ Node Address After Encapsulation: 00-04-A3-FF-FE-12-34-56

9.2 EUI-64™ Node Address (24AAXXE64)

The 8-byte EUI-64™ node address value of the 24AAXXE64 is stored in array locations 0xF8 through 0xFF, as shown in Figure 9-3. The first three bytes are the Organizationally Unique Identifier (OUI) assigned to Microchip by the IEEE Registration Authority. Currently, Microchip’s OUIs are 0x0004A3 and 0x001EC0, though this will change as addresses are exhausted.

The remaining five bytes are the Extension Identifier, and are generated by Microchip to ensure a globally unique, 64-bit value.

Note: In conformance with IEEE guidelines, Microchip will not use the values 0xFFFFE and 0xFFFF for the first two bytes of the EUI-64 Extension Identifier. These two values are specifically reserved to allow applications to encapsulate EUI-48 addresses into EUI-64 addresses.


FIGURE 9-3: EUI-64 NODE ADDRESS PHYSICAL MEMORY MAP EXAMPLE (24AAXXE64)

Description	24-bit Organizationally Unique Identifier			40-bit Extension Identifier				
	00h	04h	A3h	12h	34h	56h	78h	90h
Data								
Array Address	F8h			FFh				
Corresponding EUI-64™ Node Address: 00-04-A3-12-34-56-78-90								

10.0 PACKAGING INFORMATION

10.1 Package Marking Information


8-Lead SOIC (3.90 mm)




Example:




5-Lead SOT-23 (24AA02E48)




Example:




6-Lead SOT-23 (24AA025E48)




Example:




5-Lead SOT-23 (24AA02E64)




Example:



6-Lead SOT-23 (24AA025E64)



Example:



Part Number	1st Line Marking Code	
	SOT-23	SOIC
	I Temp.	I Temp.
24AA02E48	2KNN	24A2E48T
24AA025E48	HSNN	4A25E48T
24AA02E64	AAABY	24A2E64T
24AA025E64	AAACY	4A25E64T

Note: NN = Alphanumeric traceability code

Legend:	XX...X	Part number or part number code
	T	Temperature (I, E)
	Y	Year code (last digit of calendar year)
	YY	Year code (last 2 digits of calendar year)
	WW	Week code (week of January 1 is week '01')
	NNN	Alphanumeric traceability code (2 characters for small packages)
	e3	Pb-free JEDEC designator for Matte Tin (Sn)

Note: For very small packages with no room for the Pb-free JEDEC designator e3, the marking will only appear on the outer carton or reel label.


Note: In the event the full Microchip part number cannot be marked on one line, it will be carried over to the next line, thus limiting the number of available characters for customer-specific information.

Note: Please visit www.microchip.com/Pbfree for the latest information on Pb-free conversion.

*Standard OTP marking consists of Microchip part number, year code, week code, and traceability code.

8-Lead Plastic Small Outline (SN) - Narrow, 3.90 mm Body [SOIC]


Note: For the most current package drawings, please see the Microchip Packaging Specification located at <http://www.microchip.com/packaging>



Microchip Technology Drawing No. C04-057C Sheet 1 of 2

8-Lead Plastic Small Outline (SN) - Narrow, 3.90 mm Body [SOIC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at <http://www.microchip.com/packaging>



Units		MILLIMETERS		
Dimension Limits		MIN	NOM	MAX
Number of Pins	N	8		
Pitch	e	1.27 BSC		
Overall Height	A	-	-	1.75
Molded Package Thickness	A2	1.25	-	-
Standoff §	A1	0.10	-	0.25
Overall Width	E	6.00 BSC		
Molded Package Width	E1	3.90 BSC		
Overall Length	D	4.90 BSC		
Chamfer (Optional)	h	0.25	-	0.50
Foot Length	L	0.40	-	1.27
Footprint	L1	1.04 REF		
Foot Angle	φ	0°	-	8°
Lead Thickness	c	0.17	-	0.25
Lead Width	b	0.31	-	0.51
Mold Draft Angle Top	α	5°	-	15°
Mold Draft Angle Bottom	β	5°	-	15°

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.
2. § Significant Characteristic
3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.15mm per side.
4. Dimensioning and tolerancing per ASME Y14.5M


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing No. C04-057C Sheet 2 of 2

8-Lead Plastic Small Outline (SN) – Narrow, 3.90 mm Body [SOIC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at <http://www.microchip.com/packaging>



RECOMMENDED LAND PATTERN

Dimension Limits	Units	MILLIMETERS		
		MIN	NOM	MAX
Contact Pitch	E	1.27 BSC		
Contact Pad Spacing	C		5.40	
Contact Pad Width (X8)	X1			0.60
Contact Pad Length (X8)	Y1			1.55

Notes:


1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2057A

5-Lead Plastic Small Outline Transistor (OT) [SOT-23]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at <http://www.microchip.com/packaging>



		Units	MILLIMETERS		
Dimension Limits			MIN	NOM	MAX
Number of Pins	N		5		
Lead Pitch	e		0.95 BSC		
Outside Lead Pitch	e1		1.90 BSC		
Overall Height	A		0.90	–	1.45
Molded Package Thickness	A2		0.89	–	1.30
Standoff	A1		0.00	–	0.15
Overall Width	E		2.20	–	3.20
Molded Package Width	E1		1.30	–	1.80
Overall Length	D		2.70	–	3.10
Foot Length	L		0.10	–	0.60
Footprint	L1		0.35	–	0.80
Foot Angle	φ		0°	–	30°
Lead Thickness	c		0.08	–	0.26
Lead Width	b		0.20	–	0.51

Notes:


- Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.127 mm per side.
- Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing C04-091B

5-Lead Plastic Small Outline Transistor (OT) [SOT-23]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at <http://www.microchip.com/packaging>



RECOMMENDED LAND PATTERN

Dimension Limits	Units	MILLIMETERS		
		MIN	NOM	MAX
Contact Pitch	E	0.95 BSC		
Contact Pad Spacing	C		2.80	
Contact Pad Width (X5)	X			0.60
Contact Pad Length (X5)	Y			1.10
Distance Between Pads	G	1.70		
Distance Between Pads	GX	0.35		
Overall Width	Z			3.90

Notes:


1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2091A

6-Lead Plastic Small Outline Transistor (OT) [SOT-23]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at <http://www.microchip.com/packaging>



		Units	MILLIMETERS		
Dimension Limits			MIN	NOM	MAX
Number of Pins	N		6		
Pitch	e		0.95 BSC		
Outside Lead Pitch	e1		1.90 BSC		
Overall Height	A		0.90	–	1.45
Molded Package Thickness	A2		0.89	–	1.30
Standoff	A1		0.00	–	0.15
Overall Width	E		2.20	–	3.20
Molded Package Width	E1		1.30	–	1.80
Overall Length	D		2.70	–	3.10
Foot Length	L		0.10	–	0.60
Footprint	L1		0.35	–	0.80
Foot Angle	φ		0°	–	30°
Lead Thickness	c		0.08	–	0.26
Lead Width	b		0.20	–	0.51

Notes:


- Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.127 mm per side.
- Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing C04-028B

6-Lead Plastic Small Outline Transistor (OT) [SOT-23]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at <http://www.microchip.com/packaging>



RECOMMENDED LAND PATTERN

Units		MILLIMETERS		
Dimension Limits		MIN	NOM	MAX
Contact Pitch	E	0.95 BSC		
Contact Pad Spacing	C		2.80	
Contact Pad Width (X6)	X			0.60
Contact Pad Length (X6)	Y			1.10
Distance Between Pads	G	1.70		
Distance Between Pads	GX	0.35		
Overall Width	Z			3.90

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2028A

APPENDIX A: REVISION HISTORY

Revision A (12/08)

Original release of this document.

Revision B (01/09)

Removed preliminary status.

Revision C (03/10)

Added new sections 2.0 through 9.0.

Revision D (05/10)

Added 24AA025E48 part number and 6-lead SOT-23 package.

Revision E (04/13)

Added 24AA02E64 and 24AA025E64 part numbers.

THE MICROCHIP WEB SITE

Microchip provides online support via our WWW site at www.microchip.com. This web site is used as a means to make files and information easily available to customers. Accessible by using your favorite Internet browser, the web site contains the following information:

- **Product Support** – Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- **General Technical Support** – Frequently Asked Questions (FAQ), technical support requests, online discussion groups, Microchip consultant program member listing
- **Business of Microchip** – Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

CUSTOMER CHANGE NOTIFICATION SERVICE

Microchip's customer notification service helps keep customers current on Microchip products. Subscribers will receive e-mail notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, access the Microchip web site at www.microchip.com, click on Customer Change Notification and follow the registration instructions.

CUSTOMER SUPPORT

Users of Microchip products can receive assistance through several channels:

- Distributor or Representative
- Local Sales Office
- Field Application Engineer (FAE)
- Technical Support
- Development Systems Information Line

Customers should contact their distributor, representative or field application engineer (FAE) for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in the back of this document.

Technical support is available through the web site at: <http://support.microchip.com>

READER RESPONSE

It is our intention to provide you with the best documentation possible to ensure successful use of your Microchip product. If you wish to provide your comments on organization, clarity, subject matter, and ways in which our documentation can better serve you, please FAX your comments to the Technical Publications Manager at (480) 792-4150.

Please list the following information, and use this outline to provide us with your comments about this document.

To: Technical Publications Manager
RE: Reader Response
From: Name _____
Company _____
Address _____
City / State / ZIP / Country _____
Telephone: (____) _____ - _____ FAX: (____) _____ - _____

Application (optional):

Would you like a reply? __Y__ __N__

Device: 24AA02E48/24AA025E48/24AA02E64/24AA025E64 Literature Number: DS20002124E

Questions:

1. What are the best features of this document?

2. How does this document meet your hardware and software development needs?

3. Do you find the organization of this document easy to follow? If not, why?

4. What additions to the document do you think would enhance the structure and subject?

5. What deletions from the document could be made without affecting the overall usefulness?

6. Is there any incorrect or misleading information (what and where)?

7. How would you improve this document?

PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

PART NO.		X	/XX
Device		Temperature Range	Package
Device:			
24AA02E48		= 1.7V, 2 Kbit I ² C™ Serial EEPROM with EU1-48™ Node Identity	
24AA02E48T		= 1.7V, 2 Kbit I ² C Serial EEPROM with EU1-48™ Node Identity (Tape and Reel)	
24AA025E48		= 1.7V, 2 Kbit I ² C Serial EEPROM with EU1-48™ Node Identity and Address Pins	
24AA025E48T		= 1.7V, 2 Kbit I ² C Serial EEPROM with EU1-48™ Node Identity and Address Pins (Tape and Reel)	
24AA02E64		= 1.7V, 2 Kbit I ² C™ Serial EEPROM with EU1-64™ Node Identity	
24AA02E64T		= 1.7V, 2 Kbit I ² C Serial EEPROM with EU1-64™ Node Identity (Tape and Reel)	
24AA025E64		= 1.7V, 2 Kbit I ² C Serial EEPROM with EU1-64™ Node Identity and Address Pins	
24AA025E64T		= 1.7V, 2 Kbit I ² C Serial EEPROM with EU1-64™ Node Identity and Address Pins (Tape and Reel)	
Temperature Range:		I = -40°C to +85°C	
Package:		SN = Plastic SOIC (3.90 mm body), 8-lead	
		OT = SOT-23 (Tape and Reel only)	

Examples:

- 24AA02E48-I/SN: 2k-bit, 8-byte page, Serial EEPROM with EU1-48 node identity, Industrial Temperature, 1.7V, SOIC package
- 24AA02E48T-I/OT: 2k-bit, 8-byte page, Serial EEPROM with EU1-48 node identity, Industrial Temperature, 1.7V, SOT-23 package, tape and reel
- 24AA025E48-I/SN: 2k-bit, 16-byte page, Serial EEPROM with EU1-48 node identity, Industrial Temperature, 1.7V, Cascadable, SOIC package
- 24AA02E64-I/SN: 2k-bit, 8-byte page, Serial EEPROM with EU1-64 node identity, Industrial Temperature, 1.7V, SOIC package
- 24AA02E64T-I/OT: 2k-bit, 8-byte page, Serial EEPROM with EU1-64 node identity, Industrial Temperature, 1.7V, SOT-23 package, tape and reel
- 24AA025E64-I/SN: 2k-bit, 16-byte page, Serial EEPROM with EU1-64 node identity, Industrial Temperature, 1.7V, Cascadable, SOIC package

NOTES:

Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights.

Trademarks

The Microchip name and logo, the Microchip logo, dsPIC, FlashFlex, KEELOQ, KEELOQ logo, MPLAB, PIC, PICmicro, PICSTART, PIC³² logo, rPIC, SST, SST Logo, SuperFlash and UNI/O are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

FilterLab, Hampshire, HI-TECH C, Linear Active Thermistor, MTP, SEEVAL and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Silicon Storage Technology is a registered trademark of Microchip Technology Inc. in other countries.

Analog-for-the-Digital Age, Application Maestro, BodyCom, chipKIT, chipKIT logo, CodeGuard, dsPICDEM, dsPICDEM.net, dsPICworks, dsSPEAK, ECAN, ECONOMONITOR, FanSense, HI-TIDE, In-Circuit Serial Programming, ICSP, Mindi, MiWi, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, mTouch, Omniclient Code Generation, PICC, PICC-18, PICDEM, PICDEM.net, PICkit, PICTail, REAL ICE, rLAB, Select Mode, SQL, Serial Quad I/O, Total Endurance, TSHARC, UniWinDriver, WiperLock, ZENA and Z-Scale are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

GestIC and ULPP are registered trademarks of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2008-2013, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.



Printed on recycled paper.

ISBN: 9781620771556

QUALITY MANAGEMENT SYSTEM
CERTIFIED BY DNV
= ISO/TS 16949 =

Microchip received ISO/TS-16949:2009 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEELOQ® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.

Worldwide Sales and Service

AMERICAS

Corporate Office
2355 West Chandler Blvd.
Chandler, AZ 85224-6199
Tel: 480-792-7200
Fax: 480-792-7277
Technical Support:
<http://www.microchip.com/support>
Web Address:
www.microchip.com

Atlanta
Duluth, GA
Tel: 678-957-9614
Fax: 678-957-1455

Boston
Westborough, MA
Tel: 774-760-0087
Fax: 774-760-0088

Chicago
Itasca, IL
Tel: 630-285-0071
Fax: 630-285-0075

Cleveland
Independence, OH
Tel: 216-447-0464
Fax: 216-447-0643

Dallas
Addison, TX
Tel: 972-818-7423
Fax: 972-818-2924

Detroit
Farmington Hills, MI
Tel: 248-538-2250
Fax: 248-538-2260

Indianapolis
Noblesville, IN
Tel: 317-773-8323
Fax: 317-773-5453

Los Angeles
Mission Viejo, CA
Tel: 949-462-9523
Fax: 949-462-9608

Santa Clara
Santa Clara, CA
Tel: 408-961-6444
Fax: 408-961-6445

Toronto
Mississauga, Ontario,
Canada
Tel: 905-673-0699
Fax: 905-673-6509

ASIA/PACIFIC

Asia Pacific Office
Suites 3707-14, 37th Floor
Tower 6, The Gateway
Harbour City, Kowloon
Hong Kong
Tel: 852-2401-1200
Fax: 852-2401-3431

Australia - Sydney
Tel: 61-2-9868-6733
Fax: 61-2-9868-6755

China - Beijing
Tel: 86-10-8569-7000
Fax: 86-10-8528-2104

China - Chengdu
Tel: 86-28-8665-5511
Fax: 86-28-8665-7889

China - Chongqing
Tel: 86-23-8980-9588
Fax: 86-23-8980-9500

China - Hangzhou
Tel: 86-571-2819-3187
Fax: 86-571-2819-3189

China - Hong Kong SAR
Tel: 852-2943-5100
Fax: 852-2401-3431

China - Nanjing
Tel: 86-25-8473-2460
Fax: 86-25-8473-2470

China - Qingdao
Tel: 86-532-8502-7355
Fax: 86-532-8502-7205

China - Shanghai
Tel: 86-21-5407-5533
Fax: 86-21-5407-5066

China - Shenyang
Tel: 86-24-2334-2829
Fax: 86-24-2334-2393

China - Shenzhen
Tel: 86-755-8864-2200
Fax: 86-755-8203-1760

China - Wuhan
Tel: 86-27-5980-5300
Fax: 86-27-5980-5118

China - Xian
Tel: 86-29-8833-7252
Fax: 86-29-8833-7256

China - Xiamen
Tel: 86-592-2388138
Fax: 86-592-2388130

China - Zhuhai
Tel: 86-756-3210040
Fax: 86-756-3210049

ASIA/PACIFIC

India - Bangalore
Tel: 91-80-3090-4444
Fax: 91-80-3090-4123

India - New Delhi
Tel: 91-11-4160-8631
Fax: 91-11-4160-8632

India - Pune
Tel: 91-20-2566-1512
Fax: 91-20-2566-1513

Japan - Osaka
Tel: 81-6-6152-7160
Fax: 81-6-6152-9310

Japan - Tokyo
Tel: 81-3-6880-3770
Fax: 81-3-6880-3771

Korea - Daegu
Tel: 82-53-744-4301
Fax: 82-53-744-4302

Korea - Seoul
Tel: 82-2-554-7200
Fax: 82-2-558-5932 or
82-2-558-5934

Malaysia - Kuala Lumpur
Tel: 60-3-6201-9857
Fax: 60-3-6201-9859

Malaysia - Penang
Tel: 60-4-227-8870
Fax: 60-4-227-4068

Philippines - Manila
Tel: 63-2-634-9065
Fax: 63-2-634-9069

Singapore
Tel: 65-6334-8870
Fax: 65-6334-8850

Taiwan - Hsin Chu
Tel: 886-3-5778-366
Fax: 886-3-5770-955

Taiwan - Kaohsiung
Tel: 886-7-213-7828
Fax: 886-7-330-9305

Taiwan - Taipei
Tel: 886-2-2508-8600
Fax: 886-2-2508-0102

Thailand - Bangkok
Tel: 66-2-694-1351
Fax: 66-2-694-1350

EUROPE

Austria - Wels
Tel: 43-7242-2244-39
Fax: 43-7242-2244-393

Denmark - Copenhagen
Tel: 45-4450-2828
Fax: 45-4485-2829

France - Paris
Tel: 33-1-69-53-63-20
Fax: 33-1-69-30-90-79

Germany - Munich
Tel: 49-89-627-144-0
Fax: 49-89-627-144-44

Italy - Milan
Tel: 39-0331-742611
Fax: 39-0331-466781

Netherlands - Drunen
Tel: 31-416-690399
Fax: 31-416-690340

Spain - Madrid
Tel: 34-91-708-08-90
Fax: 34-91-708-08-91

UK - Wokingham
Tel: 44-118-921-5869
Fax: 44-118-921-5820