



64K×32 Synchronous burst SRAM


Preliminary information

Features


- Organization: 65,536 words × 32 bits
- Fully synchronous pipelined operation
- Flow-through option
- Fast clocking speed: 100/75/66 MHz
- Fast clock to data access: 5.5/6/7 ns
- Self-timed write cycle
- On-chip address, control, and data registers
- Byte write enable & global write enable control

- Asynchronous output enable control
- ADSP, ADSC, ADV, MODE burst control pins
- Pentium™ or PowerPC™ count sequence
- Transparent logic support for 1 or 2 CPUs
- Single 3.3 ± 0.3V power supply
- 5V safe inputs
- ESD protection ≥ 2000 volts
- Latch-up current ≥ 200 mA

Logic block diagram



Pin arrangement



Selection guide

	7C36432-5	7C36432-6	7C36432-7	Unit
Minimum cycle time	10	13.3	15	ns
Maximum clock frequency	100	75	66	MHz
Maximum pipelined clock access time	5.5	6	7	ns
Maximum operating current	300	275	250	mA
Maximum standby current	30	30	30	mA
Maximum CMOS standby current (DC)	8	8	6	mA



Functional description

The AS7C36432 is a high performance CMOS 1 Mbit synchronous Static Random Access Memory (SRAM) organized as 65,536 words $\times$ 32 bits and incorporates a 2-bit burst counter and output register. It is designed for high performance 3.3V Pentium™, PowerPC™, and Cyrix cache applications.

Fast cycle times of 10/13/15 ns with clock access times (t_{CD}) of 5.5/6/7 ns are ideal for 100, 75, and 66 MHz bus frequencies. Three chip enable inputs permit easy memory expansion. Burst operation is initiated in one of two ways: the controller address strobe ($\overline{ADSC}$), or the processor address strobe ($\overline{ADSP}$). The burst advance pin ($\overline{ADV}$) allows subsequent internally generated burst addresses.

Read cycles are initiated with $\overline{ADSP}$ (regardless of $\overline{WE}$ and $\overline{ADSC}$) using the new external address clocked into the on-chip address register when $\overline{ADSP}$ is sampled Low, the chip enables are sampled active, and the output buffer is enabled with $\overline{OE}$. In a read operation the data accessed by the current address, registered in the address registers by the positive edge of CLK, are carried to the data-out registers and driven on the output pins on the next positive edge of CLK. $\overline{ADV}$ is ignored on the clock edge that samples $\overline{ADSP}$ asserted, but is sampled on all subsequent clock edges. Address is incremented internally for the next access of the burst when $\overline{WE}$ is sampled High, $\overline{ADV}$ is sampled Low, and both address strobes are High. Burst operation is selectable with the MODE input. With MODE unconnected or driven High, burst operations use a Pentium/486 count sequence. With MODE driven Low the device uses a linear count sequence, suitable for PowerPC and many other applications (refer to the Burst sequence table on page 2).

Write cycles are performed by disabling the output buffers with $\overline{OE}$ and asserting $\overline{WE}$. A global write enable $\overline{GWE}$ writes all 32 bits regardless of the state of individual $\overline{WE0}$ – $\overline{WE3}$ inputs. Alternately, when $\overline{GWE}$ is High, one or more bytes may be written by asserting $\overline{BWE}$ and the appropriate individual byte $\overline{WE}$ signal(s). $\overline{WE0}$ controls I/O0–I/O7; $\overline{WE1}$ controls I/O8–I/O15; $\overline{WE2}$ controls I/O16–I/O23; and $\overline{WE3}$ controls I/O24–I/O31.

$\overline{WE}$ is ignored on the clock edge that samples $\overline{ADSP}$ Low, but is sampled on all subsequent clock edges. Output buffers are disabled when $\overline{WE}$ is sampled Low (regardless of $\overline{OE}$). Data is clocked into the data input register when $\overline{WE}$ is sampled Low. Address is incremented internally to the next burst of address if $\overline{WE}$ and $\overline{ADV}$ are sampled Low.

Read or write cycles may also be initiated with $\overline{ADSC}$ instead of $\overline{ADSP}$. The differences between cycles initiated with $\overline{ADSC}$ and $\overline{ADSP}$ follow.

- $\overline{ADSP}$ must be sampled High when $\overline{ADSC}$ is sampled Low to initiate a cycle with $\overline{ADSC}$.
- $\overline{WE}$ signals are sampled on the clock edge that samples $\overline{ADSC}$ Low (and $\overline{ADSP}$ High).
- Master chip select $\overline{CE1}$ blocks $\overline{ADSP}$, but not $\overline{ADSC}$.

The AS7C36432 incorporates a flow-through feature which makes the output registers transparent. Tying the $\overline{FT}$ pin low enables flow-through mode and disables pipelined operation. The ZZ sleep mode in the AS7C36432 reduces power consumption in standby mode. The device operates from a single 3.3V $\pm$ 0.3V supply. The AS7C36432 is packaged in a 100-pin 14 $\times$ 20 mm PQFP or TQFP package.

Write enable truth table (per byte)

$\overline{GWE}$	$\overline{BWE}$	$\overline{WE_n}$	WRITE _n
L	X	X	T
X	L	L	T
H	H	X	F
H	L	H	F [†]

Key: X = Don't Care, L = Low, H = High.

[†] Valid read.

Asynchronous truth table

$\overline{OE}$	I/O [31:0]
L	Read data
H	High Z

Note: For write cycles that follow read cycles, output buffers must be disabled with $\overline{OE}$ to prevent data bus contention.

Key: L = Low, H = High.

Burst sequence table

	Mode = High/No Connect Pentium Count Sequence				Mode = Low Linear Count Sequence			
	00	01	10	11	00	01	10	11
Start address	00	01	10	11	00	01	10	11
Second address	01	00	11	10	01	10	11	00
Third address	10	11	00	01	10	11	00	01
Fourth address	11	10	01	00	11	00	01	10

Note: The burst sequence wraps around to its initial state upon completion.



Signal descriptions

Signal	I/O	Properties	Description
CLK	I	CLOCK	Clock. All inputs except $\overline{OE}$ are synchronous to this clock.
A0–A15	I	SYNC	Address. Sampled when all chip enables are active and $\overline{ADSC}$ or $\overline{ADSP}$ are asserted.
I/O0–I/O31	I/O	SYNC	Data. Driven as output when the chip is enabled and $\overline{OE}$ is active.
$\overline{CE1}$	I	SYNC	Master chip enable. Sampled on clock edges when $\overline{ADSP}$ or $\overline{ADSC}$ is active. When $\overline{CE1}$ is inactive, $\overline{ADSP}$ is blocked. Refer to the SYNCHRONOUS TRUTH TABLE for more information.
$\overline{CE2}$, $\overline{CE3}$	I	SYNC	Synchronous chip enables. Active High and active Low, respectively. Sampled on clock edges when $\overline{ADSC}$ is active or when $\overline{CE1}$ and $\overline{ADSP}$ are active.
$\overline{ADSP}$	I	SYNC	Address strobe processor. Asserted Low to load a new bus address or to enter standby mode.
$\overline{ADSC}$	I	SYNC	Address strobe controller. Asserted Low to load a new address or to enter standby mode.
$\overline{ADV}$	I	SYNC	Advance. Asserted Low to continue burst read/write.
$\overline{GWE}$	I	SYNC default = High	Global write enable. Asserted Low to write all 32 bits. When High, $\overline{BWE}$ and $\overline{WE0}$ – $\overline{WE3}$ control write enable. This signal is internally pulled High.
$\overline{BWE}$	I	SYNC default = Low	Byte write enable. Asserted Low with $\overline{GWE}$ = High to enable effect of $\overline{WE0}$ – $\overline{WE3}$ inputs. This signal is internally pulled Low.
$\overline{WE0}$ – $\overline{WE3}$	I	SYNC	Write enables. Used to control write of individual bytes when $\overline{GWE}$ = High and $\overline{BWE}$ = Low. If any of $\overline{WE0}$ – $\overline{WE3}$ is active with $\overline{GWE}$ = High and $\overline{BWE}$ = Low the cycle is a write cycle. If all $\overline{WE0}$ – $\overline{WE3}$ are inactive the cycle is a read cycle.
$\overline{OE}$	I	ASYN	Asynchronous output enable. I/O pins are driven when $\overline{OE}$ is active and the chip is synchronously enabled.
MODE	I	STATIC default = High	Count mode. When driven High, count sequence follows Intel XOR convention. When driven Low, count sequence follows Motorola/linear convention. This signal is internally pulled High. ¹⁸
$\overline{FT}$	I	STATIC	Flow-through mode. When low, enables flow-through mode. Connect to V_{CC} if unused or for pipelined operation.
ZZ	I	ASYN	Sleep. Places device in low power mode; data is retained. Connect to GND if unused. ¹⁹

Absolute maximum ratings

Parameter	Symbol	Min	Max	Unit
Power supply voltage relative to GND	V_{CC}	–0.5	+4.6	V
Input voltage relative to GND (input pins)	V_{IN}	–0.5	$V_{CC} + 0.5$	V
Input voltage relative to GND (I/O pins)		–0.5	$V_{CCQ} + 0.5$	V
Power dissipation	P_D	–	1.2	W
DC output current	I_{OUT}	–	30	mA
Storage temperature (plastic)	T_{stg}	–65	+150	°C
Temperature under bias	T_{bias}	–65	+135	°C

Stresses greater than those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions outside those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions may affect reliability.

Capacitance ¹

Parameter	Symbol	Signals	Test conditions	Max	Unit
Input capacitance	C_{IN}	Address and control pins, MODE, ZZ	$V_{in} = 0V$	5	pF
I/O capacitance	$C_{I/O}$	I/O pins	$V_{in} = V_{out} = 0V$	7	pF



Synchronous truth table

$\overline{CE1}$	$\overline{CE2}$	$\overline{CE3}$	$\overline{ADSP}$	$\overline{ADSC}$	$\overline{ADV}$	$WRITE_n^\dagger$	$\overline{OE}$	Address accessed	CLK	Operation
H	X	X	X	L	X	X	X	NA	L to H	Deselect
L	L	X	L	X	X	X	X	NA	L to H	Deselect
L	L	X	H	L	X	X	X	NA	L to H	Deselect
L	X	H	L	X	X	X	X	NA	L to H	Deselect
L	X	H	H	L	X	X	X	NA	L to H	Deselect
L	H	L	L	X	X	F	L	External	L to H	Begin read
L	H	L	L	X	X	F	H	External	L to H	Begin read
L	H	L	H	L	X	F	L	External	L to H	Begin read
L	H	L	H	L	X	F	H	External	L to H	Begin read
X	X	X	H	H	L	F	L	Next	L to H	Cont. read
X	X	X	H	H	L	F	H	Next	L to H	Cont. read
X	X	X	H	H	H	F	L	Current	L to H	Suspend read
X	X	X	H	H	H	F	H	Current	L to H	Suspend read
H	X	X	X	H	L	F	L	Next	L to H	Cont. read
H	X	X	X	H	L	F	H	Next	L to H	Cont. read
H	X	X	X	H	H	F	L	Current	L to H	Suspend read
H	X	X	X	H	H	F	H	Current	L to H	Suspend read
L	H	L	H	L	X	T	X	External	L to H	Begin write
X	X	X	H	H	L	T	X	Next	L to H	Cont. write
H	X	X	X	H	L	T	X	Next	L to H	Cont. write
X	X	X	H	H	H	T	H	Current	L to H	Suspend write
H	X	X	X	H	H	T	H	Current	L to H	Suspend write

Key: X = Don't Care, L = Low, H = High, T = TRUE, F = FALSE.

[†] See write enable truth table for detailed information.

DC operating conditions

Parameter	Symbol	Test conditions	-5		-6		-7		Unit
			Min	Max	Min	Max	Min	Max	
Input leakage current*	$ I_{LI} $	$V_{CC} = \text{Max}, V_{in} = \text{GND to } V_{CC}$	—	2	—	2	—	2	μA
Output leakage current	$ I_{LO} $	$\overline{OE} \geq V_{IH}, V_{CC} = \text{Max},$ $V_{out} = \text{GND to } V_{CC}$	—	2	—	2	—	2	μA
Operating power supply current	I_{CC}^{14}	$\overline{CE1} = V_{IL}, \overline{CE2} = V_{IH}, \overline{CE3} = V_{IL},$ $f = f_{max}, I_{out} = 0 \text{ mA}$	—	300	—	275	—	250	mA
Standby power supply current	I_{SB}	Deselected, $f = f_{max}$	—	30	—	30	—	30	mA
	I_{SB1}	Deselected, $f = 0,$ all $V_{IN} \leq 0.2\text{V}$ or $\geq V_{CC} - 0.2\text{V}$	—	8	—	8	—	6	mA
	I_{SB2}	$ZZ > V_{IH}$	—	4	—	4	—	4	mA
Output voltage	V_{OL}	$I_{OL} = 5 \text{ mA}, V_{CC} = \text{Max}$	—	0.4	—	0.4	—	0.4	V
	V_{OH}	$I_{OH} = -5 \text{ mA}, V_{CC} = \text{Min}$	2.4	—	2.4	—	2.4	—	V

*FT and ZZ pins have internal pull-up and pull-down resistors, respectively, which create 150 μA of input leakage;
BWE, GWE, and MODE create 50 μA of input leakage.




Recommended operating conditions

Applicable to all portions of this specification unless otherwise noted.

Parameter		Symbol	Min	Nominal	Max	Unit
Supply voltage		V _{CC}	3.0	3.3	3.6	V
		GND	0.0	0.0	0.0	V
I/O supply voltage		V _{CCQ}	3.0	3.3	3.6	V
		GND _Q	0.0	0.0	0.0	V
Input voltage	Address and control pins	V _{IH}	2.0	—	5.5	V
		V _{IL}	−0.5 [*]	—	0.8	V
	I/O pins	V _{IH}	2.0	—	V _{CC} +0.5	V
		V _{IL}	−0.5 [*]	—	0.8	V
Ambient operating temperature		T _a	0	—	70	°C

* V_{IL} min = -2.0V for pulse width less than $t_{RC}/2$.


Package dimensions



JEDEC	PQFP		TQFP	
	Min	Max	Min	Max
	MO-108		MO-136	
A1	0.25	0.45	0.05	0.15
A2	2.57	2.87	1.35	1.45
b	0.20	0.40	0.22	0.38
c	0.10	0.20	0.09	0.20
D	13.90	14.10	13.90	14.10
e	0.65		0.65	
E	19.90	20.10	19.90	20.10
Hd	17.00	17.40	15.90	16.10
He	23.00	23.40	21.90	22.10
L	0.65	0.95	0.45	0.75
L1	1.60		1.00	
q	0°	10°	0°	7°

PCB land pattern

This land pattern accommodates both PQFP and TQFP packages.



Notes

- 1 Pad requirement to accommodate two package types is larger than for one package type.
- 2 All dimensioning and tolerancing conform to ANSI Y14.5M-1982. Dimensions in mm.
- 3 Datums A--B and --D-- to be determined from the center two leads.
- 4 Based on the surface mount Design and Land Pattern Standard in IPC-SM-782 rev. A, subsection 11.3, 8/93 for PQFP.

Symbol	Description	TQFP/PQFP	
		Min	Max
C1	Reference	15.98 ref.	
C2	Reference	21.98 ref.	
D1	Reference	12.35 ref.	
D2	Reference	18.85 ref.	
e	Pad pitch	0.65	
G1	Pad inner dimension	13.69	13.79
G2	Pad inner dimension	19.69	19.79
N	Pad count	100	
X	Pad width	0.35	0.38
Y	Pad length	2.24 ref.	
Z1	Pad outer dimension	18.16	18.26
Z2	Pad outer dimension	24.16	24.26



Timing characteristics over operating range

Parameter	Symbol	-5		-6		-7		Unit	Notes
		Min	Max	Min	Max	Min	Max		
Cycle time (pipelined mode)	t_{CYC}	10	-	13	-	15	-	ns	
Clock access time (pipelined mode)	t_{CD}	-	5.5	-	6	-	7	ns	
Cycle time (flow-through mode)	t_{CYC}	-	14	-	18	-	20	ns	
Clock access time (flow-through mode)	t_{CDF}	-	12.5	-	13	-	14	ns	
Output enable to data valid	t_{OE}	-	4	-	5	-	6	ns	3
Clock High to output Low-Z	t_{LZC}	2	-	2	-	2	-	ns	5, 8, 15
Output hold from clock High	t_{OH}	2	-	2	-	2	-	ns	5, 8
Output enable Low to output Low-Z	t_{LZOE}	2	-	2	-	2	-	ns	5, 8, 15
Output enable High to output High Z	t_{HZOE}	-	4.5	-	5	-	6	ns	5, 8, 15
Clock High to output High Z	t_{HZC}	-	4.5	-	5	-	6	ns	5, 8, 15
Clock High pulse width	t_{CH}	3	-	4.5	-	5.5	-	ns	
Clock Low pulse width	t_{CL}	3	-	4.5	-	5.5	-	ns	
Address setup to clock High	t_{AS}	2	-	2.5	-	2.5	-	ns	9, 10
Address strobe setup to clock High	t_{SS}	2	-	2.5	-	2.5	-	ns	9, 10
Data setup to clock High	t_{DS}	2	-	2.5	-	2.5	-	ns	9, 10
Write setup to clock High	t_{WS}	2	-	2.5	-	2.5	-	ns	9, 10
Address advance setup to clock High	t_{ADVS}	2	-	2.5	-	2.5	-	ns	9, 10
Chip select setup to clock High	t_{CSS}	2	-	2.5	-	2.5	-	ns	9, 10
Address hold from clock High	t_{AH}	0.5	-	0.5	-	0.5	-	ns	9, 10
Address status hold from clock High	t_{SH}	0.5	-	0.5	-	0.5	-	ns	9, 10
Data hold from clock High	t_{DH}	0.5	-	0.5	-	0.5	-	ns	9, 10
Write hold from clock High	t_{WH}	0.5	-	0.5	-	0.5	-	ns	9, 10
Address advance hold from clock High	t_{ADVH}	0.5	-	0.5	-	0.5	-	ns	9, 10
Chip select hold from clock High	t_{CSH}	0.5	-	0.5	-	0.5	-	ns	9, 10
Output rise time (unloaded)	t_R	1	-	1	-	1	-	V/ns	5
Output fall time (unloaded)	t_F	1	-	1	-	1	-	V/ns	5
ZZ High to snooze mode	t_{ZZ}	t_{CYC}	-	t_{CYC}	-	t_{CYC}	-	ns	
Snooze mode recovery	t_{ZZR}	-	t_{CYC}	-	t_{CYC}	-	t_{CYC}	ns	

Notes

- This parameter is guaranteed but not tested.
- For test conditions, see AC Test Conditions, Figures A, B, C.
- $\overline{OE}$ state is "don't care" when a byte write enable is sampled Low.
- This parameter is sampled and not 100% tested.
- Read cycle is defined as byte write enables all High or $\overline{ADSP}$ Low for required setup and hold times. Write cycle is defined as at least one byte write enable Low and $\overline{ADSP}$ High for required setup and hold times.
- This is a synchronous device. All addresses must meet the specified setup and hold times for all rising edges of CLK when either $\overline{ADSP}$ or $\overline{ADSC}$ is Low and chip enabled. All other synchronous inputs must meet the setup and hold times with stable logic levels for all rising edges of CLK when chip is enabled. Chip enable must be valid at each rising edge of CLK with either $\overline{ADSP}$ or $\overline{ADSC}$ Low to remain enabled.
- Typical values measured at 3.3V, 25°C and 20 ns cycle time.
- All voltages referenced to GND.
- Overshoot: $V_{IH} \leq +6.0V$ for $t \leq t_{CYC}/2$
Undershoot: $V_{IL} \geq -2.0V$ for $t \leq t_{CYC}/2$
Power up: $V_{IH} \leq +6.0V$ and $V_{CC} \leq 3.1V$ for $t \leq 200$ ms
- I_{CC} given with no output current. I_{CC} increases with faster cycle times and greater output loading.
- Transitions are measured ± 500 mV from steady state voltage. Output loading specified with $C_L = 5$ pF as in Figure C.
- t_{HZOE} is less than t_{LZOE} ; and t_{HZC} is less than t_{LZC} at any given temperature and voltage.
- Deselect = device inactive, in powered-down mode. Otherwise device active (not in powered-down mode).
- Mode pin exhibits input leakage current of $\pm 10\mu A$ in linear burst mode and has an internal pull-up.
- At least two clock cycles are required for entry or exit from sleep mode after ZZ assertion. ZZ specifications to comply with Intel documentation.




Key to switching waveforms

Rising input

Falling input

Undefined output/don't care

Read waveform




Note: $\oplus$ = XOR when MODE = High/No Connect; $\oplus$ = ADD when MODE = Low. Refer to Burst sequence table on page 2.

$\overline{WE}[0:3]$ is don't care.




Write waveform



Note: $\oplus$ = XOR when MODE = High/No Connect; $\oplus$ = ADD when MODE = Low. Refer to Burst sequence table on page 2.



Read/write waveform



Note: $\oplus$ = XOR when MODE = High/No Connect; $\oplus$ = ADD when MODE = Low. Refer to Burst sequence table on page 2.



AC test conditions

- Output Load: see Figure B, except for t_{LZC} , t_{LZOE} , t_{HZOE} , t_{HZC} see Figure C.
- Input pulse level: GND to 3V. See Figure A.
- Input rise and fall time (Measured at 0.3V and 2.7V): 2 ns. See Figure A.
- Input and output timing reference levels: 1.5V.




Figure A: Input waveform






Figure B: Output load (A)


Figure C: Output load(B)
for t_{LZC} , t_{LZOE} , t_{HZOE} , t_{HZC}

Typical DC and AC electrical characteristics



Power-down waveform ¹⁹

(preliminary information)





Application connectivity examples




Figure A: Pentium 512KB single bank cache

AS7C36432 ordering information

Package \ Min access time	5.5 ns	6 ns	7 ns
PQFP	AS7C36432-5QC	AS7C36432-6QC	AS7C36432-7QC
TQFP	AS7C36432-5TQC	AS7C36432-6TQC	AS7C36432-7TQC

AS7C36432 part numbering system

AS7C	3	6432	-XX	XX	C
SRAM prefix	3 = 3.3V supply	Device number	Minimum pipeline access time	Package: Q = PQFP TQ = TQFP	Commercial temperature range, 0°C to 70 °C



Representatives and sales offices

DOMESTIC REPS

ALABAMA

Concord Component Reps
190 Lime Quarry, Suite #102
Madison, AL 35758
(205) 772-8883

ARKANSAS

Southern States Marketing
1702 N. Collins Blvd., Suite #250
Richardson, TX 75080
(214) 238-7500

CALIFORNIA

North:
Brooks Technical Group
883 N. Shoreline Blvd.
Mountain View, CA 94043
(415) 960-3880

South:

Action Technical Sales
2137 Newcastle Avenue
Cardiff, CA 92007-1824
(619) 634-1488

Competitive Technology
16253 Laguna Canyon Road
Suite #160
Irvine, CA 92718.
(714) 450-0170

COLORADO

Technology Sales
1720 South Bellaire Street
Suite #910
Denver, CO 80222
(303) 692-8835

CONNECTICUT

Kitchen & Kutchin Associates
154 State St.
North Haven, CT 06473
(203) 239-0212

DELAWARE

Electro Tech
621 E. Germantown Pike,
Suite #202
Norristown, PA 19401-2454
(610) 272-2125

FLORIDA

Micro-Electronic Components Corp.
400 Fairway Drive, Suite #107
Deerfield Beach, FL 33441
(954) 426-8944

Micro-Electronic Components Corp.
822 Riverbend Blvd.
Longwood, FL 32779
(407) 682-9602

Micro-Electronic Components Corp.
10637 Harborside Drive, North
Largo, FL 34643
(813) 393-5011

GEORGIA

Concord Component Reps
6825 Jimmy Carter Blvd. 1303
Norcross, GA 30071
(770) 416-9597

HAWAII

Brooks Technical Group
883 N. Shoreline Blvd.
Mountain View, CA 94043
(415) 960-3880

IDAHO

ES/Chase
6655 SW Hampton, Suite #120
Tigard, OR 97223
(503) 684-8500

ILLINOIS

El-Mech
3511 N. Cicero Avenue
Chicago, IL 60641
(312) 794-9100

CenTech
3751 Pennridge Dr., Suite #107
Bridgeton, MO 63044
(314) 291-4230

INDIANA

CC Electro Sales
1843 N. Meridian Street
Indianapolis, IN 46202-1411
(317) 921-5000

KANSAS

CenTech
10312 East 63rd Terrace
Raytown, MO 64133
(816) 358-8100

KENTUCKY

CC Electro Sales
1843 N. Meridian Street
Indianapolis, IN 46202-1411
(317) 921-5000

LOUISIANA

Southern States Marketing
13831 NW Freeway, Suite #151
Houston, TX 77040
(713) 895-8533

Southern States Marketing
1702 N. Collins Blvd., Suite #250
Richardson, TX 75080
(214) 238-7500

MAINE

Kitchen & Kutchin Associates
87 Cambridge Street
Burlington, MA 01803
(617) 229-2660

MARYLAND

Chesapeake Technology
3905 National Drive, Suite #425
Burtionsville, MD 20866
(301) 236-0530

MASSACHUSETTS

Kitchen & Kutchin Associates
87 Cambridge Street
Burlington, MA 01803
(617) 229-2660

MICHIGAN

Enco Group
799 Industrial Court
Bloomfield Hills, MI 48302
(810) 338-8600

MINNESOTA

D.A. Case Associates
4620 W. 77th Street Suite #250
Minneapolis, MN 55435
(612) 831-6777

MISSOURI

CenTech
3751 Pennridge Dr., Suite #107
Bridgeton, MO 63044
(314) 291-4230

CenTech
10312 East 63rd Terrace
Raytown, MO 64133
(816) 358-8100

MISSISSIPPI

Concord Component Reps
190 Lime Quarry, Suite #102
Madison, AL 35758
(205) 772-8883

MONTANA

ES/Chase
6655 SW Hampton, Suite #120
Tigard, OR 97223
(503) 684-8500

NEBRASKA

CenTech
10312 East 63rd Terrace
Raytown, MO 64133
(816) 358-8100

NEVADA

Brooks Technical Group
883 N. Shoreline Blvd.
Mountain View, CA 94043
(415) 960-3880

NEW HAMPSHIRE

Kitchen & Kutchin Associates
87 Cambridge Street
Burlington, MA 01803
(617) 229-2660

NEW JERSEY

ERA Associates
354 Veterans Memorial Hwy
Commack, NY 11725
(800) 645-5500

Electro Tech
621 E. Germantown Pike
Suite #202
Norristown, PA 19401-2454
(610) 272-2125

NEW YORK

ERA Associates
354 Veterans Memorial Hwy
Commack, NY 11725
(516) 543-0510

Tri-Tech Electronics
1043 Front Street
Binghamton, NY 13905
(607) 722-3580

Tri-Tech Electronics
349 W. Commercial Street
Suite #2585
East Rochester, NY 14445
(716) 385-6500

NORTH CAROLINA

Concord Component Reps
10608 Dunhill Terrace
Raleigh, NC 27615
(919) 846-3441

NORTH DAKOTA

D.A. Case Associates
4620 W. 77th Street Suite #250
Minneapolis, MN 55435
(612) 831-6777

OHIO

Midwest Marketing Associates
5001 Mayfield Road Suite #319
Lyndhurst, OH 44124
(216) 381-8575

Midwest Marketing Associates
30 Marco Lane
Dayton, OH 45458
(513) 433-2511

OKLAHOMA

Southern States Marketing
1702 N. Collins Blvd., Suite #250
Richardson, TX 75080
(214) 238-7500

OREGON

ES/Chase
6655 SW Hampton, Suite #120
Tigard, OR 97223
(503) 684-8500

PENNSYLVANIA

Electro Tech
621 E. Germantown Pike
Suite #202
Norristown, PA 19401-2454
(610) 272-2125

Midwest Marketing Associates
5001 Mayfield Road Suite #319
Lyndhurst, OH 44124
(216) 381-8575

RHODE ISLAND

Kitchen & Kutchin Associates
87 Cambridge Street
Burlington, MA 01803
(617) 229-2660

SOUTH CAROLINA

Concord Component Reps
10608 Dunhill Terrace
Raleigh, NC 27615
(919) 846-3441

SOUTH DAKOTA

D.A. Case Associates
4620 W. 77th Street
Suite #250
Minneapolis, MN 55435
(612) 831-6777

TENNESSEE

Concord Component Reps
190 Lime Quarry, Suite #102
Madison, AL 35758
(205) 772-8883

TEXAS

Southern States Marketing
400 Anderson Lane
Suite #118
Austin, TX 78752
(512) 835-5822

Southern States Marketing
13831 NW Freeway
Suite #151
Houston, TX 77040
(713) 895-8533

Southern States Marketing
1702 N. Collins Blvd.
Suite #250
Richardson, TX 75080
(214) 238-7500

UTAH

Charles Fields & Associates
103 East 650 North
Bountiful, UT 84010
(801) 299-8228

VERMONT

Kitchen & Kutchin Associates
87 Cambridge Street
Burlington, MA 01803
(617) 229-2660

VIRGINIA

Chesapeake Technology
3905 National Drive
Suite #425
Burtionsville, MD 20866
(301) 236-0530

WASHINGTON

ES/Chase
12025 115th Avenue NE
Suite #200
Kirkland, WA 98034
(206) 823-9535

WEST VIRGINIA

Chesapeake Technology
3905 National Drive
Suite #425
Burtionsville, MD 20866
(301) 236-0530

WISCONSIN

D.A. Case Associates
4620 W. 77th Street
Suite #250
Minneapolis, MN 55435
(612) 831-6777

WYOMING

Technology Sales
1720 South Bellaire Street
Suite #910
Denver, CO 80222
(303) 692-8835

INTERNATIONAL REPS

AUSTRALIA

ACD
14 Melrich Road, Unit 1
Bayswater, Victoria 3153
+61-3-9762-7644

R&D Electronics
4 Plane Tree Avenue
Dingley, Victoria 3172
+61-3-9558-0444

CANADA

J-Squared Technologies
4170 Still Creek Dr. Suite #200
Burnaby, British Columbia
V5C 6C6
(604) 473-4666

J-Squared Technologies
2723 37th Avenue NE
Suite #206
Calgary, Alberta T1Y 5R8
(403) 291-6755

J-Squared Technologies
300 March Road, Wuite 501
Kanata, Ontario K2K 2E2
(613) 592-9540

J-Squared Technologies
3395 American Dr.
Bldg. 306 Unit 2
Mississauga, Ontario L4V 1T4
(905) 672-2030

J-Squared Technologies
100 Alexis Nihon, Suite #960
St. Laurent, Quebec H4M 4P5
(514) 747-1211

EUROPE

Brit Comp Sales Ltd.
1 Brooklands Road
Weybridge, Surrey
KIT13 0SD England
+44-1932 347077
+44-1932 346256
Munich, Germany
+49-894488496
Athismons, France
+33-1-69387678

interACTIVE
Epos House
263 Heage Road
Ripley, Derbyshire
DE5 3GH England
+44-1773-740263

Ramtec Int'l B.V.
Holland, Spain, Italy
Belgium, Hungary, Russia
+31-2526-21222

HONG KONG

Eastele Technology, Ltd.
A16, 6/F.,
Proficient Ind Centre
6 Wang Kwun Road
Kowloon Bay
+852-2798-8860

INDIA

Priya Electronics
San Jose, CA USA
(408) 954-1866

Satcom Sales and Services
201/2, 2nd Floor,
Azam Complex
Shivam Road, Baghambet
Hyderabad 500 013
+91-40-761-4675

ISRAEL

Eldis Technologies
36 Kehilat St.
Herzlia 46382 Israel
+972-9-562-666

JAPAN

Bussan Micro Electronics Corp.
Sowa Gotanda Bldg.
7-18, Higashi Gotanda
2-Chome
Shinagawa-ku, Tokyo 141
+81-3-5421-1730

Rohm Corporation
R&D Division/
Advanced Tech 21-
Saiin Mizosaki-cho Ukyo-ku
Kyoto 615
+81-75-311-2121

KOREA

FM Korea
6th Fl. Bando Bldg.
48-1, Banpo-dong, Seocho-ku
Seoul 137 140 Korea
+82-596-3880
fm@ktnet.co.kr

Woo Young Tech Co., Ltd.
5th Floor Koami Bldg., 13-31
Yoido-dong, Youngdeungpo-ku
Seoul, Korea
+822-369-7099

MALAYSIA

Exertec Pte Ltd.
Blk 1A/14/07 Sunnyville
No. 1 Jalan Batu Urban
Gelugor, Penang 11700 Malaysia
+60-4-657-9592

PUERTO RICO

MEC/Caribe
P.O. Box 5038
Caguas, PR 00726
(787) 746-9897

SINGAPORE

Exertec Pte Ltd.
5 Kallang Sector #04-01
349279 Singapore
+65-749-1349

TAIWAN

ASTL
Room A3, 10th Fl.
No. 58 Sec. 1
Ming-Sheng Road
Taipei, Taiwan R.O.C.
+886-2-521-2363

Golden Way
7F-3, 75, Hsin Tai Wu Road
Sec. 1, Hsi-Chih
Taipei-Hsien Taiwan R.O.C.
+886-2-698-1868 x505

Puteam International
9F-5, 391 Sec. 4 Hsin-Yi Road
Taipei, Taiwan R.O.C.
+886-2-729-0373

SALES OFFICES

HEADQUARTERS

Alliance Semiconductor
San Jose, CA
Tel: (408) 383-4900
Fax: (408) 383-4999
BBS: (408) 383-4994

NORTHEAST AREA

Alliance Semiconductor
Boston, MA
(617) 239-8127

TECHNICAL CENTER

TAIWAN

Alliance Semiconductor
11F, NO. 66, Sec. 2
Jang Kuao N. Road
Taipei, Taiwan R.O.C.
Tel: +886-2-516-7995
Fax: +886-2-517-4928
alliance@netra.wow.net.tw

Alliance Semiconductor reserves the right to make changes in this data sheet at any time to improve design and supply the best product possible. Publication of advance information does not constitute a commitment to produce or supply the product described. The company cannot assume responsibility for circuits shown or represent that they are free from patent infringement. Alliance products are not authorized for use as critical components in life support devices or systems without the express written approval of the president of Alliance. ProMotion® and the Alliance logo are registered trademarks of Alliance Semiconductor Corporation. All other trademarks are property of their respective holders.

ALLIANCE SEMICONDUCTOR

3099 North First Street San Jose, CA 95134 Tel (408) 383-4900 Fax (408) 383-4999 BBS: (408) 383-4994 www.alsc.com
Printed in U.S.A. Copyright © 1996 All rights reserved. September 1996