

# SPICE Device Model SUM110N08-05 Vishay Siliconix

### N-Channel 75-V (D-S) 200°C MOSFET

#### **CHARACTERISTICS**

- N-Channel Vertical DMOS
- Macro Model (Subcircuit Model)
- Level 3 MOS


- Apply for both Linear and Switching Application
- Accurate over the –55 to 125°C Temperature Range
- Model the Gate Charge, Transient, and Diode Reverse Recovery Characteristics

#### **DESCRIPTION**

The attached spice model describes the typical electrical characteristics of the n-channel vertical DMOS. The subcircuit model is extracted and optimized over the -55 to  $125^{\circ}$ C temperature ranges under the pulsed 0 to 10V gate drive. The saturated output impedance is best fit at the gate bias near the threshold voltage.

A novel gate-to-drain feedback capacitance network is used to model the gate charge characteristics while avoiding convergence difficulties of the switched  $C_{\rm gd}$  model. All model parameter values are optimized to provide a best fit to the measured electrical data and are not intended as an exact physical interpretation of the device

#### SUBCIRCUIT MODEL SCHEMATIC



This document is intended as a SPICE modeling guideline and does not constitute a commercial product data sheet. Designers should refer to the appropriate data sheet of the same number for guaranteed specification limits.

Document Number: 70511 www.vishay.com 09-Jun-04 1

# **SPICE Device Model SUM110N08-05**

# Vishay Siliconix



SPECIFICATIONS (T <sub>J</sub> = 25°C UNLESS OTHERWISE NOTED)					
Parameter	Symbol	Test Conditions	Simulated Data	Measured Data	Unit
Static					
Gate Threshold Voltage	V <sub>GS(th)</sub>	$V_{DS} = V_{GS}, I_D = 250 \mu A$	3.1		V
On-State Drain Current <sup>a</sup>	I <sub>D(on)</sub>	$V_{DS} > 5 \text{ V}, V_{GS} = 10 \text{ V}$	1197		Α
Drain-Source On-State Resistance <sup>a</sup>	r <sub>DS(on)</sub>	$V_{GS}$ = 10 V, $I_{D}$ = 30 A	0.0038	0.0038	Ω
		$V_{GS}$ = 10 V, $I_{D}$ = 30 A, $T_{J}$ = 125°C	0.0063		
		$V_{GS}$ = 10 V, $I_{D}$ = 30 A, $T_{J}$ = 200°C	0.0084		
Forward Transconductance <sup>a</sup>	g <sub>fs</sub>	$V_{DS}$ = 15 V, $I_{D}$ = 30 A	109		S
Forward Voltage <sup>a</sup>	$V_{SD}$	$I_{S}$ = 110 A, $V_{GS}$ = 0 V	0.92	1	V
Dynamic <sup>b</sup>					
Input Capacitance	C <sub>iss</sub>	$V_{GS} = 0 \text{ V}, V_{DS} = 25 \text{ V}, f = 1 \text{ MHz}$	7663	7900	Pf
Output Capacitance	C <sub>oss</sub>		936	950	
Reverse Transfer Capacitance	$C_{rss}$		406	550	
Total Gate Charge <sup>c</sup>	$Q_g$	$V_{DS}$ = 35 V, $V_{GS}$ = 10 V, $I_{D}$ = 110 A	139	145	NC
Gate-Source Charge <sup>c</sup>	$Q_{gs}$		36	30	
Gate-Drain Charge <sup>c</sup>	$Q_{gd}$		45	45	
Turn-On Delay Time <sup>c</sup>	$t_{d(on)}$	$V_{DD}=35~V,~R_L=0.40~\Omega$ $I_D\cong110~A,~V_{GEN}=10~V,~R_G=2.5~\Omega$ $I_F=85~A,~di/dt=100~A/\mu s$	88	25	Ns
Rise Time <sup>c</sup>	t <sub>r</sub>		110	200	
Turn-Off Delay Time <sup>c</sup>	$t_{d(off)}$		130	65	
Fall Time <sup>c</sup>	t <sub>f</sub>		149	165	
Reverse Recovery Time	t <sub>rr</sub>		55	80	

### Notes:

- Pulse test; pulse width  $\leq$  300  $\mu$ s, duty cycle  $\leq$  2%. Guaranteed by design, not subject to production testing. Independent of operating temperature. a. b.

www.vishay.com Document Number: 70511



### **SPICE Device Model SUM110N08-05** Vishay Siliconix


COMPARISON OF MODEL WITH MEASURED DATA (TJ=25°C UNLESS OTHERWISE NOTED)


Document Number: 70511 www.vishay.com


# **SPICE Device Model SUM110N08-05**


### Vishay Siliconix

















Note: Dots and squares represent measured data.

www.vishay.com Document Number: 70511