

Data sheet acquired from Harris Semiconductor SCHS037B - Revised June 2003

CMOS 8-Stage Static **Bidirectional Parallel/Serial** Input/Output Bus Register

High-Voltage Types (20-Volt Rating)

CD4034B is a static eight-stage parallel-or serial-input parallel-output register. It can be used to:

1) bidirectionally transfer parallel information between two buses, 2) convert serial data to parallel form and direct the parallel data to either of two buses, 3) store (recirculate) parallel data, or 4) accept parallel data from either of two buses and convert that data to serial form. Inputs that control the operations include a single-phase CLOCK (CL), A DATA ENABLE (AE), ASYNCHRO-NOUS/SYNCHRONOUS (A/S), A-BUS-TO-B-BUS/B-BUS-TO-A-BUS (A/B), and PAR-ALLEL/SERIAL (P/S).

Data inputs include 16 bidirectional parallel data lines of which the eight A data lines are inputs (3-state outputs) and the B data lines are outputs (inputs) depending on the signal level on the A/B input. In addition, an input for SERIAL DATA is also provided.

All register stages are D-type master-slave flip-flops with separate master and slave clock inputs generated internally to allow synchronous or asynchronous data transfer from master to slave. Isolation from external noise and the effects of loading is provided by output buffering.

PARALLEL OPERATION

A high P/S input signal allows data transfer into the register via the parallel data lines synchronously with the positive transition of the clock provided the A/S input is low. If the A/S input is high the transfer is independent of the clock. The direction of data flow is controlled by the A/B input. When this signal is high the A data lines are inputs (and B data lines are outputs); a low A/B signal reverses the direction of data flow.

The AE input is an additional feature which allows many registers to feed data to a common bus. The A DATA lines are enabled only when this signal is high.

Data storage through recirculation of data in each register stage is accomplished by making the A/B signal high and the AE signal low.

Applications:

- Parallel Input/Parallel Output. Serial Input/Parallel Output,
- Shift right/shift left with parallel loading
- Address register
- **Buffer register**
- Bus system register with enable parallel lines at bus side
- Double bus register system
- **Up-Down Johnson or ring counter**
- Pseudo-random code generators
- counting, display)
- Frequency and phase comparator

SERIAL OPERATION

A low P/S signal allows serial data to transfer into the register synchronously with the positive transition of the clock. The A/S input is internally disabled when the register is in the serial mode (asynchronous serial operation is not allowed).


The serial data appears as output data on either the B lines (when A/B is high) or the A lines (when A/B is low and the AE signal is high).

Register expansion can be accomplished by simply cascading CD4034B packages.

The CD4034B types are supplied in 24-lead hermetic dual-in-line ceramic packages (F3A suffix), 24-lead dual-in-line plastic packages (E suffix), 24-lead small-outline packages (M, M96, and NSR suffixes), and 24-lead thin shrink small-outline packages (PW and PWR suffixes).

- Serial Input/Serial Output Register
- Shift right/shift left register

- Sample and hold register (storage,



CD4034B Types

Features:

- Bidirectional parallel data input
- Parallel or serial inputs/parallel outputs
- Asynchronous or synchronous parallel data loading
- Parallel data-input enable on "A" data lines (3-state output)
- Data recirculation for register expansion
- Multipackage register expansion
- Fully static operation dc-to-10 MHz (typ.) at V_{DD} = 10 V
- Standardized, symmetrical output characteristics
- 100% tested for quiescent current at 20 V
- 5-V, 10-V, and 15-V parametric ratings
- Maximum input current of 1 µA at 18 V over full package-temperature range; 100 nA at 18 V and 25°C
- Noise margin (over full package-temperature range):

1 V at V_{DD} = 5 V

2 V at V_{DD} = 10 V 2.5 V at V_{DD} = 15 V

■ Meets all requirements of JEDEC Tentative Standard No. 13B, "Standard Specifications for Description of 'B' Series CMOS Devices"

MAXIMUM RATINGS, Absolute-Maximum Values: DC SUPPLY-VOLTAGE RANGE, (VDD)

al)0.5V to +20V	Voltages referenced to V _{SS} Terminal)
'S0.5V to V _{DD} +0.5V	INPUT VOLTAGE RANGE, ALL INPUTS
JT ±10mA	
	POWER DISSIPATION PER PACKAGE
500mW	For T _A = -55°C to +100°C
Derate Linearity at 12mW/OC to 200mW	For TA = +100°C to +125°C
	DEVICE DISSIPATION PER OUTPUT TO
ERATURE RANGE (All Package Types)	FOR TA = FULL PACKAGE-TEMPER
E (T _A)55°C to +125°C	
T _{stg})65°C to +150°C	STORAGE TEMPERATURE RANGE (Taf
	LEAD TEMPERATURE (DURING SOLD
± 0.79mm) from case for 10s max +265°C	At distance $1/16 \pm 1/32$ inch (1.59 ± 0

RECOMMENDED OPERATING CONDITIONS at $T_A = 25^{\circ}$ C, Except as Noted. For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	V _{DD}	LIM	ITS	LINUTO
CHARACTERISTIC	(V)	Min.	Max.	UNITS
Supply-Voltage Range (For T_A = Full Package- Temperature Range)		3	18	V
Data Setup Time, t _S	5	160	_	
Serial Data to Clock	10	60	- 1	ns
	15	40		
	5	50		
Parallel Data to Clock	10	30	-	ns
· ·	15	20	_	
	5	350	-	
Clock Pulse Width, t _W	10	140	_	ns
	15	80	_	
	5		2	
Clock Input Frequency, f _{CL}	10	dc	5	MHz
	15		7	
Clock Input Rise or Fall Time, t _r CL, t _f CL*	5, 10, 15	_	15	μs

^{*}If more than one unit is cascaded t_rCL should be made less than or equal to the sum of the transition time and the fixed propagation delay of the output of the driving stage for the estimated capacitive load.




Fig. 1 - Steering logic diagram.

FLIP-FLOP TRUTH TABLE

	INPUTS	•	OUTPUT
CL _M	<u>CL</u> S	D	Q
		0	0
		0	0
__	_	0	INVALID CONDITION
		Х	0
	_	1	1
		1	1
		1	INVALID

1 = High Level 0 = Low Level X = Don't Care





Fig. 2 — Asynchronous operation propagation delay time and transition time.



- * INPUT REFERS TO ANY OF THE "A"OR "B" DATA INPUTS, "A"ENABLE, SERIAL INPUT, A/B, P/S, OR A/S INPUTS
- ** TSLH AND TSHL ARE SET-UP TIMES

Fig. 3 — Synchronous operation propagation delay times, transition times, and set-up times.




Fig. 4 - Timing diagram.

CHARAC- TERISTIC	CONDITIONS LIMITS AT INDICATED TEMPERATURES (°C)								C)	U N I T	
	v _O	VIN	v _{DD}		40		4.55		+25		S
	(V)	(V)	(V)	-55	40	+85	+125	Min.	Тур.	Max.	
Quiescent		0,5	5	5	5	150	150		0.04	5	
Device		0,10	10	10	10	300	300	_	0.04	10	μΑ
Current,		0,15	15	20	20	600	600		0.04	20	
55	-	0,20	20	100	100	3000	3000		0.08	100	
Output Low	0.4	0,5	5	0.64	0.61	0.42	0.36	0.51	1	_	
(Sink) Current	0.5	0,10	10	1.6	- 1.5	1.1	0.9	1.3	2.6	-	
IOL Min.	1.5	0,15	15	4.2	4	2.8	2.4	3.4	6.8	_	
Output High	4.6	0,5	5	-0.64	-0.61	-0.42	-0.36	-0.51	1	_	mΑ
(Source)	2.5	0,5	5	-2	-1.8	-1.3	-1.15	-1.6	-3.2		
Current, IOH ^{Min.}	9.5	0,10	10	-1.6	-1.5	-1.1	-0.9	-1.3	-2.6		
	13.5	0,15	15	-4.2	4	-2.8	-2.4	-3.4	-6.8	-	
Output Voltage:		0,5	5	0.05 - 0 0.05						0.05	
Low-Level,	_	0,10	10		0.	.05		0	0.05		
VOL Max.		0,15	15		0.	-	0	0.05	V		
Output		0,5	- 5	4.95 4.95					5	_	
Voltage: High-Level,	_	0,10	10		9	.95	9.95	10	_		
VOH Min.	-	0,15	15		14	.95		14.95	15	_	
Input Low	0.5,4.5		5			1.5		_	_	1.5	
Voltage	1,9	_	10			3		_	_	3	
V _{IL} Max.	1.5,13.5		15			4			_	4	l v
Input High	0.5,4.5	_	5			3.5		3.5			
Voltage,	1,9	_	10		, , , , ,	7		7	_	-	
V _{IH} Min.	1.5,13.5	_	15			11		11	_	-	1
Input Current* I _{IN} Max.	-	0,18	18	±0.1	±0.1 ±0.1 ±1 ±1		±1	-	±10 ⁻⁵	±0.1	μΑ
3-State Output Leakage Current IOUT Max.	0,18	0,18	18	±0.4	±0.4	±12	±12)	±10 ⁴	±0.4	μΑ

Fig. 5 — Typical output low (sink) current characteristics.




Fig. 6 - Minimum output low (sink) current characteristics.




Fig. 7 — Typical output high (source) current characteristics.

^{*} All inputs except A and B Lines.




Fig. 8 — Minimum output high (source) current characteristics.




Fig. 9 — Typical transition time as a function of load capacitance.




Fig. 10 — Typical propagation delay time as a function of load capacitance (A(B) parallel Data Input to B(A) parallel Data Output, synchronous or asynchronous].




Fig. 11 - Register stage logic diagram (1 of 8 stages).

TRUTH TABLE FOR REGISTER INPUT-LEVELS AND RESULTING REGISTER OPERATION

"A" Enable	P/S	A/B	A/S	Operation*
0	0	0	х	Serial Mode; Synch. Serial Data Input, "A" Parallel Data Outputs Disabled
0	0	1	Х	Serial Mode; Synch. Serial Data Input, "B" Parallel Data Output
0	1	0	0	Parallel Mode; "B" Synch. Parallel Data Inputs, "A" Parallel Data Outputs Disabled
0	1	0	1	Parallel Mode; "B" Asynch. Parallel Data Inputs, "A" Parallel Data Outputs Disabled
0	1	1	0	Parallel Mode; "A" Parallel Data Inputs Disabled, "B" Parallel Data Outputs, Synch. Data Recirculation
0	1	1	1	Parallel Mode; "A" Parallel Data Inputs Disabled, "B" Parallel Data Outputs, Asynch. Data Recirculation
1	0	0	Х	Serial Mode; Synch. Serial Data Input, "A" Parallel Data Output
1	0	1	Х	Serial Mode; Synch. Serial Data Input, "B" Parallel Data Output
1	1	0	0	Parallel Mode; "B" Synch. Parallel Data Input, "A" Parallel Data Output
1	1	0	1	Parallel Mode; "B" Asynch. Parallel Data Input, "A" Parallel Data Output
1	1	1	0	Parallel Mode; "A" Synch. Parallel Data Input, "B" Parallel Data Output
1	1	1	1	Parallel Mode; "A" Asynch. Parallel Data Input, "B" Parallel Data Output

^{*}Outputs change at positive transition of clock in the serial mode and when the A/S control input is "low" in the parallel mode. During transfer from parallel to serial operation A/S should remain low in order to prevent D_S transfer into Flip Flops.

1 = HIGH LEVEL

0 = LOW LEVEL

X = DON'T CARE




Fig. 12 — Typical dynamic power dissipation as a function of clock frequency.




Fig. 13 — Dynamic power dissipation test circuit.




Fig. 14 - Quiescent-device-current test circuit.




Fig. 15 - Input-current test circuit.

DYNAMIC ELECTRICAL CHARACTERISTICS at TA = 25°C; Input t, tt = 20 ns,

 $C_L = 50 pF$, $R_L = 200 k\Omega$

CHARACTERIST	V _{DO} (V)		LIMITS		UNITS	
CHANAC I ENIST	ADD (A)	MIN.	TYP.	MAX.	UNITS	
Propagation Delay Time,	tehl, telh	5	_	350	700	
A(B) Parallel Data In to		10	_	120	240	i
B(A) Parailel Data Out		15	_	85	170	
Serial to Parallel Data O	ut	1				
3-State Propagation Delay	tpLZ,tpHZ	- 5	_	200	400	1
A/B or AE to "A" OUT	t _{PZL} , t _{PZH}	10	_	80	160	
	4	15	l –	60	120	
Transition Time,	tthe, tteh	- 5		100	200	1
		10	-	50	100	İ
		15	l –	40	80	
Minimum Data Setup Time	, t _{su}	5		80	160	1
Serial Data to Clock	•	10	_	30	60	ns
		15	_	20	40	
		5	-	25	50	1
Parallel Data to Clo	ck	10		15	30	
		15	_	10	. 20	
Minimum Data Hold Time,	t _H	5	_	_	50	1
		10	<u> </u>	-	15	
		15	<u> </u>	-	10	
Minimum High-Level		5		175	350	1
Pulse Width,	tw	10	-	70	140	
AE, P/S, A/S		15	-	40	80	i
Maximum Clock		5	2	4		
Frequency,	f _{CL}	10	5	10	_	MHz
		15	7	14		
Minimum Clock Pulse		5		125	250	
Width,	tw .	10	_	50	100	ns
		15	_	35	70	
Maximum Clock Rise or		5 10 15			15	<u> </u>
Fall Time,	trCL, trCL*	5,10,15	_	-	'5	μS
Input Capacitance,	Cin	Any Input		5	7.5	pF

92CS-2744IRI
Fig. 16 — Input-voltage test circuit.

Applications






Fig. 17 — 16-bit parallel in/parallel out, parallel in/serial out, serial in/ parallel out, serial in/serial out register.



*If more than one unit is cascaded tCL should be made less than or equal to the sum of the transition time and the fixed propagation delay of the output of the driving stage for the estimated capacitive load.

Fig. 18 — 16-bit serial in/gated parallel out



The "A" enable (AE) and A/B signals control all combinations of transfer between the registers and bus systems.

Fig. 15

Fig. 19 - Single- and double-bus systems.

VIH OUTPUTS

VIL OUTPUTS

OUTPUTS

OUTPUTS

OUTPUTS

NOTE:
TEST ANY COMBINATION OF INPUTS





Fig. 20 - Shift right/shift left with parallel inputs.

A "High" ("Low") on the shift Left/Shift Right input allows serial data on the Shift Left Input (Shift Right Input) to enter the register on the positive transition of the clock signal. A "high" on the "A" Enable Input disables the "A" parallel data lines on Reg. 1 and 2 and enables the "A" data lines on registers 3 and 4 and allows parallel data

into registers 1 and 2. Other logic schemes may be used in place of registers 3 and 4 for parallel loading.


When parallel inputs are not used Reg. 3 and 4 and associated logic are not required.

Fig. 21 - N-stage shift register with fixed serial output line.




parallel in-parallel out.

Fig. 22 - Sample and hold register-serial/



TERMINAL DIAGRAM

9205-20744RI



Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated. Grid graduations are in mils (10-3 inch).

Dimensions and pad layout for CD4034BH.

Shift left input must be disabled during parallel

PACKAGE OPTION ADDENDUM

www.ti.com 11-Nov-2009

PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	e Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
CD4034BE	ACTIVE	PDIP	N	24	15	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
CD4034BEE4	ACTIVE	PDIP	N	24	15	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
CD4034BF3A	ACTIVE	CDIP	J	24	1	TBD	Call TI	N / A for Pkg Type
CD4034BM	ACTIVE	SOIC	DW	24	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD4034BM96	ACTIVE	SOIC	DW	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD4034BM96E4	ACTIVE	SOIC	DW	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD4034BM96G4	ACTIVE	SOIC	DW	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD4034BME4	ACTIVE	SOIC	DW	24	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD4034BMG4	ACTIVE	SOIC	DW	24	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.


Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 29-Jul-2009


TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing			Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CD4034BM96	SOIC	DW	24	2000	330.0	24.4	10.75	15.7	2.7	12.0	24.0	Q1

www.ti.com 29-Jul-2009




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CD4034BM96	SOIC	DW	24	2000	346.0	346.0	41.0

N (R-PDIP-T24)

PLASTIC DUAL-IN-LINE



NOTES: A. All linear dimensions are in inches (millimeters).


- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MS-010

4040084/C 10/97

J (R-GDIP-T**)

24 PINS SHOWN

CERAMIC DUAL-IN-LINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).


- B. This drawing is subject to change without notice.
- C. Window (lens) added to this group of packages (24-, 28-, 32-, 40-pin).
- D. This package can be hermetically sealed with a ceramic lid using glass frit.
- E. Index point is provided on cap for terminal identification.



N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

24 PIN SHOWN




NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MS-011
- D. Falls within JEDEC MS-015 (32 pin only)



DW (R-PDSO-G24)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MS-013 variation AD.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Applications Products Amplifiers amplifier.ti.com Audio www.ti.com/audio Data Converters Automotive www.ti.com/automotive dataconverter.ti.com DLP® Products Broadband www.dlp.com www.ti.com/broadband DSP Digital Control dsp.ti.com www.ti.com/digitalcontrol Clocks and Timers www.ti.com/clocks Medical www.ti.com/medical Military Interface www.ti.com/military interface.ti.com Optical Networking Logic logic.ti.com www.ti.com/opticalnetwork Power Mgmt power.ti.com Security www.ti.com/security Telephony Microcontrollers microcontroller.ti.com www.ti.com/telephony Video & Imaging www.ti-rfid.com www.ti.com/video RF/IF and ZigBee® Solutions www.ti.com/lprf Wireless www.ti.com/wireless

> Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2009, Texas Instruments Incorporated