TOSHIBA CMOS Digital Integrated Circuit Silicon Monolithic

TC74HC4538AFN

Dual Retriggerable Monostable Multivibrator

The TC74HC4538A is a high speed CMOS MONOSTABLE MULTIVIBRATOR fabricated with silicon gate C^2MOS technology.

It achieves the high speed operation similar to equivalent LSTTL while maintaining the CMOS low power dissipation.

There are two trigger inputs, A input (positive edge input), and \overline{B} input (negative edge input). These inputs are valid for a slow rise/fall time signal ($t_r = t_f = 1$ s) as they are schmitt trigger inputs.

After triggering, the output stays in a MONOSTABLE state for the time period determined by the external resistor and capacitor (Rx, Cx). A low level at $\overline{\text{CD}}$ input breaks this STABLE STATE. In the MONOSTABLE state, if a new trigger is applied, it makes the MONOSTABLE period longer (retrigger mode).

Limitations for Cx and Rx are as follows:

External capacitor Cx No limitation

External resistor Rx...... V_{CC} = 2.0 V more than 5 k Ω

 $V_{CC} \ge 3.0 \text{ V more than } 1 \text{ k}\Omega$

All inputs are equipped with protection circuits against static discharge or transient excess voltage.

Features (Note)


- High speed: $t_{pd} = 25 \text{ ns (typ.)}$ at $V_{CC} = 5 \text{ V}$
- Low power dissipation

Stand by state: $I_{CC} = 4 \mu A \text{ (max)}$ at $Ta = 25^{\circ}\text{C}$ Active state: $I_{CC} = 300 \mu A \text{ (max)}$ at $Ta = 25^{\circ}\text{C}$

- High noise immunity: VNIH = VNIL = 28% VCC (min)
- Output drive capability: 10 LSTTL loads
- Symmetrical output impedance: |IOH| = IOL = 4 mA (min)
- Balanced propagation delays: t_{pLH} ≃ t_{pHL}
- Wide operating voltage range: VCC (opr) = 2 V to 6 V
- Pin and function compatible with 4538B

Note: In the case of using only one circuit, \overline{CD} should be tied to GND, T1 T2 $Q \cdot \overline{Q}$ should be tied to OPEN, the other inputs should be tied to VCC or GND.






Weight SOL16-P-150-1.27

/: 0.13 g (typ.)

Pin Assignment





Truth Table

	Inputs		Out	puts	Note
Α	B	CD	Q	IØ	Note
	Н	Н	\subset	ጋ	Output Enable
Х	L	Н	L	Н	Inhibit
Н	Х	Н	L	Н	Inhibit
L		Н	Ę		Output Enable
Х	Х	L	L	Н	Reset ()











Block Diagram (Note 1)(Note 2)





Note 1: C_X, R_X, DX are external.

Capacitor, resistor, and diode, respectively.

Note 2: External clamping diode, DX

The external capacitor is charged to V_{CC} level in the wait state, i.e. when no trigger is applied. Supply voltage is turned off and C_X is discharged mainly through the internal (parasitic) diode. If C_X is sufficiently large and V_{CC} drops rapidly, there will be some possibility of damaging the IC by rush current or latch-up. If the capacitance of the supply voltage filter is large enough and V_{CC} drops slowly, the rush current is automatically limited and damage to the IC is avoided.


The maximum value of forward current through the parasitic diode is ±20 mA.

In the case of a large C_X , the limitation of fall time of the supply voltage is determined as follows:


$$t_f \ge (V_{CC} - 0.7) C_X/20 \text{ mA}$$

(tf is the time from the voltage supply turning off to the level of supply voltage reaching 0.4 VCC.)

In the care of a system that does not satisfy the above condition, an external clamping diode is needed to protect the IC from rush current.



System Diagram



Functional Description

(1) Stand-by state

The external capacitor is fully charge to $V_{\rm CC}$ in the stand-by state. That means, before triggering, QP and QN transistors which are connected to the T2 node are in the off state. Two comparators that relate to the timing of the output pulse, and two reference voltage supplies stop their operation. The total supply current is only leakage current.

(2) Trigger operation

Trigger operation is effective in either of the following two cases. One is the condition where the A input is low, and the \overline{B} input has a falling signal. The other, where the \overline{B} input is high, and the A input has a rising signal.

After trigger becomes effective, comparators C_1 and C_2 start operating, and Q_N is turned on. The external capacitor discharges through Q_N . The voltage level at the T_2 node drops. If the T_2 voltage level falls to the internal reference voltage $V_{ref}L$, the output of C_1 becomes low. The flip-flop is then reset and Q_N turns off. At that moment C_1 stops but C_2 continues operating.

After QN turns off, the voltage at T2 start rising at a rate determined by the time constant of external capacitor Cx and resistor Rx.

After the triggering, output Q becomes high, following some delay time of the internal F/F and gates. It stays high even if the voltage of T2 changes from falling to rising. When T2 reaches the internal reference voltage $V_{ref}H$, the output of C_2 becomes low, the output Q goes low and C_2 stops its operation. That means, after triggering, when the voltage level of T2 reaches $V_{ref}H$, the IC returns to its MONOSTABLE state.

In the case of large value of CX and RX, and ignoring the discharge time of the capacitor and internal delays of the IC, the width of the output pulse, (twoUT), is as follows:

 $t_{wOUT} = 0.70 \cdot C_X \cdot R_X$

(3) Retrigger operation

When another new trigger is applied to input A or \overline{B} while in the MONOSTABLE state, it is effective only if the IC is charging QX. The voltage level of T2 then falls to $V_{ref}L$ level again.

Therefore the Q output stays high if the next trigger comes in before the time period set by CX and RX.

If the 2nd trigger is very close to previous trigger, such as application during the discharge cycle, the 2nd trigger will not be effective.


The minimum time for effective 2nd trigger, trr (min), depends on VCC and CX.

5

(4) Reset operation

In normal operation, CD input is held high. If CD is low, a trigger has no effect because the Q output is held low and the trigger control F/F is reset. Also QP turns on and CX is charged rapidly to VCC

This means if CD input is set low, the IC goes into a wait state.



2012-02-29

Absolute Maximum Ratings (Note)

Characteristics	Symbol	Rating	Unit
Supply voltage range	V_{CC}	−0.5 to 7	V
DC input voltage	V _{IN}	-0.5 to V _{CC} + 0.5	V
DC output voltage	V _{OUT}	-0.5 to V _{CC} + 0.5	V
Input diode current	I _{IK}	±20	mA
Output diode current	lok	±20	mA
DC output current	lout	±25	mA
DC V _{CC} /ground current	Icc	±50)) mA
Power dissipation	PD	180	mW
Storage temperature	T _{stg}	-65 to 150	°C

Note: Exceeding any of the absolute maximum ratings, even briefly, lead to deterioration in IC performance or even destruction.

Using continuously under heavy loads (e.g. the application of high temperature/current/voltage and the significant change in temperature, etc.) may cause this product to decrease in the reliability significantly even if the operating conditions (i.e. operating temperature/current/voltage, etc.) are within the absolute maximum ratings and the operating ranges.

Please design the appropriate reliability upon reviewing the Toshiba Semiconductor Reliability Handbook ("Handling Precautions"/"Derating Concept and Methods") and individual reliability data (i.e. reliability test report and estimated failure rate, etc).

Operating Ranges (Note 1)

Characteristics	Symbol	Rating	Unit
Supply voltage	Vec	2 to 6	V
Input voltage	((VIN))	0 to Vcc	٧
Output voltage	Vout	0 to Voc	٧
Operating temperature	// T _{opr}	=40 to 85	ç
Input rise and fall time (CD only)	t_{r}, t_{f}	0 to 1000 (V _{CC} = 2.0 V) 0 to 500 (V _{CC} = 4.5 V) 0 to 400 (V _{CC} = 6.5 V)	ns
External capacitor	CX	No limitation (Note 2)	F
External resistor	Rx.	≥ 5 k (Note 5) (V _{CC} = 2.0 V) ≥ 1 k (Note 5) (V _{CC} ≥ 3.0 V)	Ω

Note 1: The operating ranges must be maintained to ensure the normal operation of the device.
Unused inputs must be tied to either VCC or GND.

Note 2: The maximum allowable values of C_X and R_X are a function of leakage of capacitor C_X , the leakage of TC74HC4538A, and leakage due to board layout and surface resistance. Susceptibility to externally induced noise signals may occur for $R_X > 1$ M Ω .


6

Electrical Characteristics

DC Characteristics

Characteristics	Test Condition			Ta = 25°C			Ta = · 85	Unit																	
Characteriotics	Cymbol			V _{CC} (V)	Min	Тур.	Max	Min	Max	OTHE															
				2.0	1.50	_ <	1	1.50	_																
High-level input voltage	V_{IH}		_	4.5	3.15	_		3.15	_	V															
_				6.0	4.20		1	4.20	_																
Lava lavalia and				2.0	_	(0	0.50	_	0.50																
Low-level input voltage	V_{IL}		_	4.5		1.35	_	1.35	V																
				6.0	-(7	1.80	_	1.80																
				2.0	1.9	2.0	_	1.9	_																
High-level output	V _{ОН}	VIN	I _{OH} = -20 μA	4.5	4.4	4.5	_	4.4	_																
voltage		= V _{IH} or V _{IL}		6.0	5.9	6.0		√ 5\9	\rightarrow	V															
(Q, Q)			$I_{OH} = -4 \text{ mA}$	4.5	4.18	4.31	-6	4.13	> -	 															
			I _{OH} = −5.2 mA	6.0	5.68	5.80	7	5.63) —																
				2.0	_	0.0	0.1	9	0.1																
Low-level output		VINI	VIN	VIN	VIN	VIN	VIN	VIN	VIN	VIN	VIN	VIN	VIN	VIN	VIN	VIN	VIN	I _{OL} = 20 μA	4.5	_	0.0	0.1	> _	0.1	
voltage	V_{OL}	= V _{IH} or		6.0	_	0.0	0.1	_	0.1	V															
(Q, Q)					V _{IL}	I _{OL} = 4 mA	4.5	- ((0,17 <	0.26	_	0.33													
			I _{OL} = 5.2 mA	6.0		0.18	0.26	_	0.33																
Input leakage current	I _{IN}	V _{IN} = V _C	C or GND	6.0		_	±0.1	_	±1.0	μA															
T2 terminal input leakage current	I _{IN}	V _{IN} = V _{CC} or GND		6.0		/_	±0.5	_	±5.0	μA															
Quiescent supply current	I _{CC}	VIN VC	C OF GND	6.0	_	_	4.0	_	40.0	μA															
Active-state supply	/	V _{IN} = V _{CC} or GND T2-ext = 0.5 V _{CC}		2.0	> _	40	120	_	160																
current	Jcc (4.5	_	200	300	_	400	μΑ															
(Note)		(Z ext ₹	J.5 VCC	6.0	_	300	600	_	800																







Timing Requirements (input: $t_r = t_f = 6 \text{ ns}$)

Characteristics	Symbol	Test Condition	: Condition		Ta = 25°C		Unit
			V _{CC} (V)	Тур.	Limit	Limit	
Minimum nulaa width	4		2.0	_	75	95	
Minimum pulse width	t _{w (L)}	_	4.5 <	_	15	19	ns
(A, \overline{B})	t _{w (H)}		6.0		13	16	
Mississons along wielth			2.0	(-)	75	95	
Minimum clear width	t _{w (L)}	_	4.5		15	19	ns
(CD)		<	6.0	$\langle \cdot \rangle$	13	16	
			2.0		15	15	
Minimum clear removal time	t _{rem}	_	(4.5)	· –	5	5	ns
			6.0	_	5_	5	
		R _X = 1 kΩ	2.0	380	\downarrow	4	
	t _{rr}	C _X = 100 pF	4.5	92	> -	_	ns
Minimum retrigger time		СХ = 100 рі	6.0	72		_	
wii iii ii ii i i i ii ii ii ii ii ii ii		D 1 k0	2.0	(6.0	4)	
		$R_X = 1 \text{ k}\Omega$ $C_X = 0.01 \mu\text{F}$	4.5	1.4		_	μs
		CX = 0.01 μΓ	6.0 (1.2	_	_	

AC Characteristics (C_L = 15 pF, V_{CC} = 5 V, T_a = 25°C, input: $t_r = t_f \neq 6$ ns)

			/			
Characteristics	Symbol	Test Condition	Min	Тур.	Max	Unit
Output transition time	t _{TLH}		_	6	12	ns
Propagation delay time (A, \overline{B} -Q, $\overline{\overline{Q}}$)	t _p LH t _p HL		ı	25	44	ns
Propagation delay time $(\overline{\text{CD}} \text{ -Q}, \ \overline{Q})$	t _{pLH} t _{pHL}		_	21	34	ns

8

AC Characteristics ($C_L = 50 \text{ pF}$, input: $t_r = t_f = 6 \text{ ns}$)

Characteristics	Symbol	Test Condition		Ta = 25°C			Ta = −40 to 85°C		Unit
	,		V _{CC} (V)	Min	Тур.	Max	Min	Max	
	1		2.0	_	30	75	_	95	
Output transition time	t _{TLH}	_	4.5	_	8	15	_	19	ns
	t _{THL}		6.0	_	7	13	_	16	
Propagation delay	4		2.0	_	120	250	\	315	
time	t _{pLH}	_	4.5	_	30	50	/)	63	ns
$(A, \overline{B}-Q, \overline{Q})$	t _{pHL}		6.0	_	25	43	_	54	
Propagation delay			2.0	-/	100 <	195	_	245	
time — —	t _{pLH}	_	4.5	-(25	39	_	49	ns
$(\overline{CD} - Q, \overline{Q})$	t _{pHL}		6.0	_\	20	33	_	42	
	twouт	C _X = 0 F	2.0		540	1200	(F)	1500	
		$R_X = 5 k\Omega (V_{CC} = 2 V)$	4.5		180	250 /	1/2	320	ns
		$R_X = 1 k\Omega (V_{CC} = 4.5 V, 6 V)$	6.0		150	200		260	
		C _X = 0.01 μF R _X = 10 kΩ	2.0	70	83	(96)	70	96	
Output pulse width			4.5	69	77	85	69	85	μs
			6.0	69	77	85)	69	85	
		C _X = 0.1 μF R _X = 10 kΩ	2.0	0.67	0.75	0.83	0.67	0.83	
			4.5	0.67	0,73	0.77	0.67	0.77	ms
		T(X = 10 K12	6.0	0.67	0.73	0.77	0.67	0.77	
Output pulse width error between circuits	Δt_{WOUT}		_	\ \) ±1	_	_	_	%
(in same package)				\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	/				
Input capacitance	C _{IN}	((\ \ -		_	5	10	_	10	pF
Power dissipation capacitance	C _{PD}	77	(Note)	> -	70	_	_	_	pF

Note: C_{PD} is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load.


Average operating current can be obtained by the equation:

 $I_{CC (opr)} = C_{PD} \cdot V_{CC} \cdot f_{IN} + I_{CC} \cdot Duty/100 + I_{CC}/2$ (per circuit)

(Icc :: active supply current)


(duty: %)

9 2012-02-29



Package Dimensions (Note)

SOL16-P-150-1.27 Unit: mm



RESTRICTIONS ON PRODUCT USE

- Toshiba Corporation, and its subsidiaries and affiliates (collectively "TOSHIBA"), reserve the right to make changes to the information in this document, and related hardware, software and systems (collectively "Product") without notice.
- This document and any information herein may not be reproduced without prior written permission from TOSHIBA. Even with TOSHIBA's written permission, reproduction is permissible only if reproduction is without alteration/omission.
- Though TOSHIBA works continually to improve Product's quality and reliability, Product can malfunction or fail. Customers are responsible for complying with safety standards and for providing adequate designs and safeguards for their hardware, software and systems which minimize risk and avoid situations in which a malfunction or failure of Product could cause loss of human life, bodily injury or damage to property, including data loss or corruption. Before customers use the Product, create designs including the Product, or incorporate the Product into their own applications, customers must also refer to and comply with (a) the latest versions of all relevant TOSHIBA information, including without limitation, this document, the specifications, the data sheets and application notes for Product and the precautions and conditions set forth in the "TOSHIBA Semiconductor Reliability Handbook" and (b) the instructions for the application with which the Product will be used with or for. Customers are solely responsible for all aspects of their own product design or applications, including but not limited to (a) determining the appropriateness of the use of this Product in such design or applications; (b) evaluating and determining the applicability of any information contained in this document, or in charts, diagrams, programs, algorithms, sample application circuits, or any other referenced documents; and (c) validating all operating parameters for such designs and applications. TOSHIBA ASSUMES NO LIABILITY FOR CUSTOMERS' PRODUCT DESIGN OR APPLICATIONS.
- PRODUCT IS NEITHER INTENDED NOR WARRANTED FOR USE IN EQUIPMENTS OR SYSTEMS THAT REQUIRE
 EXTRAORDINARILY HIGH LEVELS OF QUALITY AND/OR RELIABILITY, AND/OR A MALFUNCTION OR FAILURE OF WHICH
 MAY CAUSE LOSS OF HUMAN LIFE, BODILY INJURY, SERIOUS PROPERTY DAMAGE AND/OR SERIOUS PUBLIC IMPACT
 ("UNINTENDED USE"). Except for specific applications as expressly stated in this document, Unintended Use includes, without
 limitation, equipment used in nuclear facilities, equipment used in the aerospace industry, medical equipment, equipment used for
 automobiles, trains, ships and other transportation, traffic signaling equipment, equipment used to control combustions or explosions,
 safety devices, elevators and escalators, devices related to electric power, and equipment used in finance-related fields. IF YOU USE
 PRODUCT FOR UNINTENDED USE, TOSHIBA ASSUMES NO LIABILITY FOR PRODUCT. For details, please contact your
 TOSHIBA sales representative.
- Do not disassemble, analyze, reverse-engineer, alter, modify, translate or copy Product, whether in whole or in part.
- Product shall not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any
 applicable laws or regulations.
- The information contained herein is presented only as guidance for Product use. No responsibility is assumed by TOSHIBA for any infringement of patents or any other intellectual property rights of third parties that may result from the use of Product. No license to any intellectual property right is granted by this document, whether express or implied, by estoppel or otherwise.
- ABSENT A WRITTEN SIGNED AGREEMENT, EXCEPT AS PROVIDED IN THE RELEVANT TERMS AND CONDITIONS OF SALE
 FOR PRODUCT, AND TO THE MAXIMUM EXTENT ALLOWABLE BY LAW, TOSHIBA (1) ASSUMES NO LIABILITY
 WHATSOEVER, INCLUDING WITHOUT LIMITATION, INDIRECT, CONSEQUENTIAL, SPECIAL, OR INCIDENTAL DAMAGES OR
 LOSS, INCLUDING WITHOUT LIMITATION, LOSS OF PROFITS, LOSS OF OPPORTUNITIES, BUSINESS INTERRUPTION AND
 LOSS OF DATA, AND (2) DISCLAIMS ANY AND ALL EXPRESS OR IMPLIED WARRANTIES AND CONDITIONS RELATED TO
 SALE, USE OF PRODUCT, OR INFORMATION, INCLUDING WARRANTIES OR CONDITIONS OF MERCHANTABILITY, FITNESS
 FOR A PARTICULAR PURPOSE, ACCURACY OF INFORMATION, OR NONINFRINGEMENT.
- Do not use or otherwise make available Product or related software or technology for any military purposes, including without limitation, for the design, development, use, stockpiling or manufacturing of nuclear, chemical, or biological weapons or missile technology products (mass destruction weapons). Product and related software and technology may be controlled under the applicable export laws and regulations including, without limitation, the Japanese Foreign Exchange and Foreign Trade Law and the U.S. Export Administration Regulations. Export and re-export of Product or related software or technology are strictly prohibited except in compliance with all applicable export laws and regulations.
- Please contact your TOSHIBA sales representative for details as to environmental matters such as the RoHS compatibility of Product.
 Please use Product in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive TOSHIBA ASSUMES NO LIABILITY FOR DAMAGES OR LOSSES
 OCCURRING AS A RESULT OF NONCOMPLIANCE WITH APPLICABLE LAWS AND REGULATIONS.