

eZdspTM LF2407A

Technical Reference

eZdsp™ LF2407A

Technical Reference

505565-0001 Rev. D
June 2003

SPECTRUM DIGITAL, INC.
12502 Exchange Dr., Suite 440 Stafford, TX. 77477
Tel: 281.494.4505 Fax: 281.494.5310
sales@spectrumdigital.com www.spectrumdigital.com

IMPORTANT NOTICE

Spectrum Digital, Inc. reserves the right to make changes to its products or to discontinue any product or service without notice. Customers are advised to obtain the latest version of relevant information to verify data being relied on is current before placing orders.

Spectrum Digital, Inc. warrants performance of its products and related software to current specifications in accordance with Spectrum Digital's standard warranty. Testing and other quality control techniques are utilized to the extent deemed necessary to support this warranty.

Please be aware, products described herein are not intended for use in life-support appliances, devices, or systems. Spectrum Digital does not warrant, nor is it liable for, the product described herein to be used in other than a development environment.

Spectrum Digital, Inc. assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does Spectrum Digital warrant or represent any license, either express or implied, is granted under any patent right, copyright, or other intellectual property right of Spectrum Digital, Inc. covering or relating to any combination, machine, or process in which such Digital Signal Processing development products or services might be or are used.

WARNING

This equipment is intended for use in a laboratory test environment only. It generates, uses, and can radiate radio frequency energy and has not been tested for compliance with the limits of computing devices pursuant to subpart J of part 15 of FCC rules, which are designed to provide reasonable protection against radio frequency interference. Operation of this equipment in other environments may cause interference with radio communications, in which case the user, at his own expense, will be required to take any measures necessary to correct this interference.

TRADEMARKS

eZdsp is a trademark of Spectrum Digital, Inc.

Contents

1	Introduction to the eZdsp™ LF2407A	1-1
	<i>Provides a description of the eZdsp™ LF2407A, key features, and board outline.</i>	
1.0	Overview of the eZdsp™ LF2407A	1-2
1.1	Key Features of the eZdsp™ LF2407A	1-2
1.2	Functional Overview of the eZdsp™ LF2407A	1-3
2	Operation of the eZdsp™ LF2407A	2-1
	<i>Describes the operation of the eZdsp™ LF2407A. Information is provided on the DSK's various interfaces.</i>	
2.0	The eZdsp™ LF2407A Operation	2-2
2.1	The eZdsp™ LF2407A Board	2-2
2.1.1	Power Connector	2-3
2.2	eZdsp™ LF2407A Memory Interface	2-3
2.2.1	Program Memory	2-4
2.2.2	Data Memory	2-5
2.2.3	I/O Space	2-5
2.3	eZdsp™ LF2407A Connectors	2-6
2.3.1	P1/P7, Analog Interface	2-7
2.3.2	P2/P8, I/O Interface	2-9
2.3.3	P3, Power Connector	2-11
2.3.4	P6, Expansion connector	2-12
2.3.5	P9, Parallel Port/JTAG Interface	2-14
2.3.6	P10, JTAG Interface	2-14
2.3.7	Connector Part Numbers	2-15
2.4	eZdsp™ LF2407A Jumpers	2-15
2.4.1	JP1, VREFHI Source	2-16
2.4.2	JP2, VREFLO Source	2-17
2.4.3	JP3, Vpp Select	2-17
2.4.4	JP4, MP/MC Mode	2-18
2.5	LEDS	2-18
2.6	Test Points	2-18
A	eZdsp™ LF2407A Schematics	A-1
	<i>Contains the schematics for the eZdsp™ LF2407A</i>	
B	eZdsp™ LF2407A Mechanical Information	B-1
	<i>Contains the mechanical information about the eZdsp™ LF2407A</i>	

List of Figures

Figure 1-1, Block Diagram eZdsp™ LF2407A	1-3
Figure 2-1, eZdsp™ LF2407A PCB Outline	2-2
Figure 2-2, eZdsp™ LF2407A Program Space	2-4
Figure 2-3, eZdsp™ LF2407A Data Space	2-5
Figure 2-4, eZdsp™ LF2407A Connector Positions	2-6
Figure 2-5, Connector P1/P7 Pin Locations	2-7
Figure 2-6, Connector P2/P8 Pin Locations	2-9
Figure 2-7, Connector P3 Location	2-11
Figure 2-8, eZdsp™ LF2407A Power Connector	2-11
Figure 2-9, Connector P6 Pin Locations	2-12
Figure 2-10, Connector P10 Pin Locations	2-14
Figure 2-11, 1 x 3 Jumper Layout	2-15
Figure 2-12, eZdsp™ LF2407A Jumper Positions	2-16

List of Tables

Table 2-1, eZdsp™ LF2407A Connectors	2-6
Table 2-2, P1 Analog Interface Connector	2-7
Table 2-3, P7 Analog Interface Connector	2-8
Table 2-4, P2 I/O Analog Interface Connector	2-9
Table 2-5, P8 I/O Analog Interface Connector	2-10
Table 2-6, P6 Expansion Interface Connector	2-13
Table 2-7, P10, JTAG Interface Connector	2-14
Table 2-8, eZdsp™ LF2407A Suggested Connector Part Numbers	2-15
Table 2-9, eZdsp™ LF2407A Jumpers	2-15
Table 2-10, JP1, VREFHI Source Select	2-16
Table 2-11, JP2, VREFLO Source Select	2-17
Table 2-12, JP3, Vpp Select	2-17
Table 2-13, JP4, MP/MC Mode Select	2-18
Table 2-14, LEDs	2-18

About This Manual

This document describes board level operations of the eZdsp™ LF2407A based on the Texas Instruments TMS320LF2407A Digital Signal Processor.

The eZdsp™ LF2407A is a stand-alone module--permitting engineers and software developers evaluation of certain characteristics of the TMS320LF2407A DSP to determine processor applicability to design requirements. Evaluators can create software to execute onboard or expand the system in a variety of ways.

Notational Conventions

This document uses the following conventions.

The “eZdsp™ LF2407A” will sometimes be referred to as the “eZdsp”.

Program listings, program examples, and interactive displays are shown in a special italic typeface. Here is a sample program listing.

equations
!rd = !strobe&rw;

Information About Cautions

This book may contain cautions.

This is an example of a caution statement.

A caution statement describes a situation that could potentially damage your software, hardware, or other equipment. The information in a caution is provided for your protection. Please read each caution carefully.

Related Documents

Texas Instruments TMS320F2407A Users Guide
Texas Instruments TMS320C2XX Fixed Point Assembly Language Users Guide
Texas Instruments TMS320C2XX Fixed Point C Language Users Guide
Texas Instruments TMS320C2XX Code Composer Users Guide

Chapter 1

Introduction to the eZdsp™ LF2407A

This chapter provides a description of the eZdsp™ for the TMS320LF2407A Digital Signal Processor, key features, and block diagram of the circuit board.

Topic	Page
1.0 Overview of the eZdsp™ LF2407A	1-2
1.1 Key Features of the eZdsp™ LF2407A	1-2
1.2 Functional Overview of the eZdsp™ LF2407A	1-3

1.0 Overview of the eZdsp™ LF2407A

The eZdsp™ LF2407A is a stand-alone card--allowing evaluators to examine the TMS320LF2407A digital signal processor (DSP) to determine if it meets their application requirements. Furthermore, the module is an excellent platform to develop and run software for the TMS320LF2407A processor.

The eZdsp™ LF2407A is shipped with a TMS320LF2407A. The eZdsp™ LF2407A allows full speed verification of LF2407A code. With 64K words of onboard program/data RAM the eZdsp can solve a variety of problems as shipped. Three expansion connectors are provided for any necessary evaluation circuitry not provided on the as shipped configuration.

To simplify code development and shorten debugging time, a C2000 Tools Code Composer driver is provided. In addition, an onboard JTAG connector provides interface to emulators, operating with other debuggers to provide assembly language and 'C' high level language debug.

1.1 Key Features of the eZdsp™ LF2407A


The eZdsp™ LF2407A has the following features:

- TMS320LF2407A Digital Signal Processor
- 40 MIPS operating speed
- 64K words onboard program/data RAM
- 32K words on-chip Flash memory
- Onboard 10-MHz clock circuit
- 3 Expansion Connectors (analog, I/O, expansion)
- Onboard IEEE 1149.1 JTAG Controller
- 5-volt only operation with supplied AC adapter
- TI Code Composer tools driver
- On board IEEE 1149.1 JTAG emulation connector

1.2 Functional Overview of the eZdsp™ LF2407A

Figure 1-1 shows a block diagram of the basic configuration for the eZdsp™ LF2407A. The major interfaces of the eZdsp include the external program and data RAM, JTAG interface, and expansion interface.

The DSK interfaces to 64K Words of onboard static memory. This memory is divided between the program and data space. An external I/O interface supports 65,000 parallel I/O ports.



Chapter 2

Operation of the eZdsp™ LF2407A

This chapter describes the operation of the eZdsp™ LF2407A, key interfaces and includes a circuit board outline.

Topic	Page
2.0 The eZdsp™ LF2407A Operation	2-2
2.1 The eZdsp™ LF2407A Board	2-2
2.1.1 Power Connector	2-3
2.2 eZdsp™ LF2407A Memory Interface	2-3
2.2.1 Program Memory	2-4
2.2.2 Data Memory	2-5
2.2.3 I/O Space	2-5
2.3 eZdsp™ LF2407A Connectors	2-6
2.3.1 P1/P7, Analog Interface	2-7
2.3.2 P2/P8, I/O Interface	2-9
2.3.3 P3, Power Connector	2-11
2.3.4 P6, Expansion Connector	2-12
2.3.5 P9, Parallel Port/JTAG Interface	2-14
2.3.6 P10, JTAG Interface	2-14
2.3.7 Connector Part numbers	2-15
2.4 eZdsp™ LF2407A Jumpers	2-15
2.4.1 JP1, VREFHI Source Select	2-16
2.4.2 JP2, VREFLO Source	2-17
2.4.3 JP3, Vpp Select	2-17
2.4.4 JP4, MP/MC Mode Select	2-18
2.5 LEDs	2-18
2.6 Test Points	2-18


2.0 The eZdsp™ LF2407A Operation

This chapter describes the eZdsp™ LF2407A, key components, and operation, Information on the eZdsp's various interfaces is also included. The eZdsp™ LF2407A consists of six major blocks of logic:

- External program and data memory
- Analog Interface
- I/O Interface
- Expansion interface
- JTAG Interface
- Parallel Port JTAG Controller Interface

2.1 The eZdsp™ LF2407A Board

The eZdsp™ LF2407A is a 5.25 x 3.0 inch, multi-layered printed circuit board, powered by an external 5-Volt only power supply. Figure 2-1 shows the layout of the LF2407A eZdsp.



2.1.1 Power Connector

The eZdsp™ LF2407A is powered by a 5-Volt only power supply, included with the unit. The power supply has a current rating of 1 amp. The unit requires 200mA. The power is supplied via connector P3. If expansion boards are connected to the eZdsp, a higher amperage power supply may be necessary. Section 2.4.2 provides more information on connector P3.

2.2 eZdsp™ LF2407A Memory Interface

The eZdsp includes the following memory: 32K words on-chip Flash memory, 64K words onboard RAM memory-- split between program and data space. The processor on the eZdsp can be configured for microcomputer or microprocessor mode.

In microprocessor mode external RAM from 0x8000-0xFFFF is mirrored at location 0x0000-0x7FFF

The eZdsp is designed so the user can develop software and load it into on board RAM for debug.

2.2.1 Program Memory

In the as shipped configuration the eZdspTM uses the off chip program memory. This memory appears at the same address locations as the on chip Flash memory which makes it ideal for debugging software.

The figure below shows the program memory configuration on the eZdspTM LF2407A.

Hex	
0000	Interrupts
t	(On chip Flash)
003F	
0040	On-chip Flash ROM
t	(Flash)
7FFF	(4 Segments)
8000	SARAM (PON = 1)
87FF	External RAM (PON = 0)
8800	External RAM
FDFF	
FE00	On-Chip DARAM Image
	B0 (CNF = 1)
FEFF	External RAM (CNF = 0)
FF00	On-Chip DARAM
	B0' (CNF = 1)
FFFF	External (CNF = 0)

t RAM is mirrored from 0x0000-0x7FFF when the processor is set to microprocessor mode

Figure 2-2, eZdspTM LF2407A Program Space

2.2.2 Data Memory

The data memory configuration on the eZdsp™ LF2407A is shown in the figure below. The location of the on-chip, memory mapped peripheral registers are also shown because these reside in the data space.

Hex	
0000	Memory-Mapped Register and Reserved
005F	
0060	On-Chip DARAM B2
007F	
0080	Reserved
01FF	
0200	On-Chip DARAM B0 (CNF = 0)
02FF	Reserved (CNF = 1)
0300	On-Chip DARAM B1
03FF	
0400	Reserved
07FF	
0800	SARAM (PON = 1)
0FFF	External (PON = 0)
1000	
6FFF	Reserved
7000	Peripheral Memory-Mapped Registers (System, ADS, SCI, SPI, I/O, Interrupts)
73FF	
7400	Peripheral Memory-Mapped Registers (Event Manager A)
743F	
7440	Reserved
74FF	
7500	Peripheral Memory-Mapped Registers (Event Manager B)
753F	
7540	Illegal
7FFF	
8000	External RAM
FFFF	

Figure 2-3, eZdsp™ LF2407A Data Space

2.2.3 I/O Space

The entire I/O map for the eZdsp™ LF2407A is available to the user for development.


2.3 eZdsp™ LF2407A Connectors

The eZdsp™ LF2407A has eight connectors. Pin 1 of each connector is identified by a square solder pad. The function of each connector is shown in the table below:

Table 1: eZdsp™ LF2407A Connectors


Connector	Function
P1/P7	Analog Interface
P2/P8	I/O Interface
P3	Power Connector
P6	I/O Expansion Connector
P9	Parallel Port/JTAG Controller Interface
P10	JTAG Interface

The diagram below shows the position of each connector



2.3.1 P1/P7, Analog Interface

The positions of the 20 pins on the P1 connector and the 10 pins on the P7 are shown in the diagram below as viewed from the top of the eZdsp.



The definition of P1, which has the analog signals is shown below.

Table 2: P1, Analog Interface Connector

Pin #	Signal	Pin #	Signal
1	GND	2	ADCIN0
3	GND	4	ADCIN1
5	GND	6	ADCIN2
7	GND	8	ADCIN3
9	GND	10	ADCIN4
11	GND	12	ADCIN5
13	GND	14	ADCIN6
15	GND	16	ADCIN7
17	GND	18	VREFLO
19	GND	20	VREFHI


The definition of P7, which also has the Analog interface is shown below.

Table 3: P7, Analog Interface Connector

Pin #	Signal
1	ADCIN8
2	ADCIN9
3	ADCIN10
4	ADCIN11
5	ADCIN12
6	ADCIN13
7	ADCIN14
8	ADCIN15
9	RESERVED
10	RESERVED

2.3.2 P2/P8, I/O Interface

The positions of the 40 pins on the P2 and the 20 pins on the P8 connectors are shown in the diagram below as viewed from the top of the eZdsp.



The definition of P2, which has I/O signal interface is shown below.

Table 4: P2, I/O Interface Connector

Pin #	Signal	Pin #	Signal
1	+5V	2	+5V
3	SCITXD/IOPA0	4	SCIRXD/IOPA1
5	XINT1-/IOPA2	6	CAP1/QEP1/IOPA3
7	CAP2/QEP2/IOPA4	8	CAP3/IOPA5
9	PWM1/IOPA6	10	PWM2/IOPA7
11	PWM3/IOPB0	12	PWM4/IOPB1
13	PWM5/IOPB2	14	PWM6/IOPB3
15	T1PWM/T1CMP/IOPB4	16	T2PWM/T2CMP/IOPB5
17	TDIRA/IOPB6	18	TCLKINA/IOPB7
19	GND	20	GND
21	WNR/IOPC0	22	BIO-/IOPC1
23	SPISIMO/IOPC2	24	SPISOMI/IOPC3
25	SPICLK/IOPC4	26	SPISTE/IOPC5
27	CANTX/IOPC6	28	CANRX/IOPC7
29	CLKOUT/IOPE0	30	PWM7/IOPE1
31	PWM8/IOPE2	32	PWM9/IOPE3
33	PWM10/IOPE4	34	PWM11/IOPE5
35	PWM12/IOPE6	36	CAP4/QEP3/IOPE7
37	PDPINTA-	38	PDPINTB-
39	GND	40	GND


The definition of P8, which also has the I/O signal interface is shown below.

Table 5: P8, I/O Interface Connector


Pin #	Signal
1	+5V
2	XINT2-/ADCSOC/ IOPD0
3	EMU0/IOPD1
4	EMU1/IOPD2
5	TCK/IOPD3
6	TDI/IOPD4
7	TDO/IOPD5
8	TMS/IOPD6
9	TMS2/IOPD7
10	GND
11	CAP5/QEP4/IOPF0
12	CAP6/IOPF1
13	T3PWM/T3CMP/IOPF2
14	T4PWM/T4CMP/IOPF3
15	TDIRB/IOPF4
16	TCLKINB/IOPF5
17	IOPF6
18	RESERVED
19	RESERVED
20	GND

2.3.3 P3, Power Connector

Power (5 volts) is brought onto the eZdsp™ F2407A via the P3 connector. The connector has an outside diameter of 5.5 mm. and an inside diameter of 2 mm. The position of the P3 connector is shown below.




The diagram of P3, which has the input power is shown below.



2.3.4 P6, Expansion Connector

The positions of the 50 pins on the P6 connector are shown in the diagram below as viewed from the top of the eZdsp.



The definition of P6, which has the memory interface signals, is shown below.

Table 6: P6, Expansion Interface Connector

Pin #	Signal	Pin #	Signal
1	+5V	2	+5V
3	D0	4	D1
5	D2	6	D3
7	D4	8	D5
9	D6	10	D7
11	D8	12	D9
13	D10	14	D11
15	D12	16	D13
17	D14	18	D15
19	A0	20	A1
21	A2	22	A3
23	A4	24	A5
25	A6	26	A7
27	A8	28	A9
29	A10	30	A11
31	A12	32	A13
33	A14	34	A15
35	GND	36	GND
37	PS-	38	DS-
39	READY	40	IS-
41	R/W-	42	STRB-
43	WE-	44	RD-
45	3.3V**	46	RESERVED
47	RS-*	48	RESERVED
49	GND	50	GND

* Bi-directional, **must** be driven with open collector.

** BR- pin on other DSKs 3.3 volt is **not** to be used for power source.


2.3.5 P9, Parallel Port/JTAG Interface

The eZdsp™ LF2407A uses a custom parallel port-JTAG interface device. This device incorporates a standard parallel port interface that supports ECP, EPP, and SPP8/bidirectional communications. The device has direct access to the integrated JTAG interface. Drivers for C2000 Code Composer tools are shipped with the eZdsp modules

2.3.6 P10, JTAG Interface

The eZdsp™ LF2407A is supplied with a 14-pin header interface, P5. This is the standard interface used by JTAG emulators to interface to Texas Instruments DSPs.

The positions of the 14 pins on the P10 connector are shown in the diagram below as viewed from the top of the eZdsp.



The definition of P10, which has the JTAG signals is shown below..

Table 7: P10, JTAG Interface Connector

Pin #	Signal	Pin #	Signal
1	TMS	2	TRST-
3	TDI	4	GND
5	PD (+5V)	6	no pin
7	TDO	8	GND
9	TCK-RET	10	GND
11	TCK	12	GND
13	EMU0	14	EMU1

2.3.7 Connector Part Numbers

The table below shows the part numbers for connectors which can be used on the eZdsp™ LF2407A. Part numbers from other manufacturers may also be used.

Table 8: eZdsp™ LF2407A Suggested Connector Part Numbers

Connector	Male Part Numbers	Female Part Numbers
P1/P7	SAMTEC TSW-1-10-07-G-T	SAMTEC SSW-1-10-01-G-T
P2/P8	SAMTEC TSW-1-20-07-G-T	SAMTEC SSW-1-20-01-G-T
P6	SAMTEC TSW-1-25-07-G-D	SAMTEC SSW-1-25-01-G-D

*SSW or SSQ Series can be used


2.4 eZdsp™ LF2407A Jumpers

The eZdsp™ LF2407A has 4 jumpers which determine how features on the eZdsp™ LF2407A are utilized. The table below lists the jumpers and their function. The following sections describe the use of each jumper.

Table 9: eZdsp™ LF2407A Jumpers


Jumper #	Size	Function	Position As Shipped From Factory
JP1	1 x 3	VREFHI Source	1-2
JP2	1 x 3	VREFLO Source	1-2
JP3	1 x 3	Vpp Select	1-2
JP4	1 x 3	MP/MC Mode	1-2

Each jumper on the eZdsp™ LF2407A is a 1x3 jumper. Each 1x3 jumper must have the selection 1-2 or 2-3. The #2 pin is the center pin. The #1 pin has a square solder pad and can be seen from the solder side of the printed circuit board. This pin is usually marked with a '1' on the boards silkscreen. A top view of the 1x3 jumper is show below.



WARNING!
Unless noted otherwise, all 1x3 jumpers must be installed in either the 1-2 or 2-3 position

The diagram below shows the positions of the five jumpers on the eZdsp™ LF2407A.



2.4.1 JP1, VREFHI Source Select

Jumper JP1 is used to select the source of the VREFHI signal. If position 1-2 is selected the VREFHI signal will come from an on board source and is typically 3.3 volts. The 2-3 selection will allow the VREFHI source to come from an external source on pin 20 of connector P1 (Analog Interface).

Table 10: JP1, VREFHI Source Select

Position	Function
1-2*	Internal VREFHI
2-3	External VREFLO

*default configuration

2.4.2 JP2, VREFLO Source Select

Jumper JP2 is used to select the source of the VREFLO signal. If position 1-2 is selected the VREFLO signal will come from an on board source and is typically 0 volts. The 2-3 selection will allow the VREFLO source to come from an external source on pin 18 of connector P1 (Analog Interface).

Table 11: JP2, VREFLO Source Select

Position	Function
1-2*	On board VREFLO
2-3	External VREFLO

* default configuration

2.4.3 JP3, Vpp Select

Jumper JP3 is used to select the Flash programming voltage. The 1-2 position removes Vpp from the DSP and disables programming. If position 2-3 is selected the Flash programming voltage will be enabled.

Table 12: JP3, Vpp/Watchdog Select

Position	Function
1-2*	Vpp disabled
2-3	Vpp enabled

* default configuration

2.4.4 JP4, MP/MC Mode Select

Jumper JP4 is used to select in which mode the TMS320LF2407A will operate. If position 1-2 is selected the DSP will operate in the microprocessor mode. The 2-3 selection will operate the DSP in the microcontroller mode.

Table 13: JP4, MP/MC Mode Select

Position	Function
1-2*	Microprocessor Mode
2-3	Microcontroller Mode

* default configuration

2.5 LEDs

The eZdsp™ LF2407A has two light-emitting diodes. DS1 indicates the presence of +5 volts and is normally 'on' when power is applied to the board. DS2 is under software control. It is tied to the IOPC0 pin on the DSP. These are shown in the table below:

Table 14: LEDs

LED #	Color	Controlling Signal
DS1	Red	+5 Volts
DS2	Red	IOPC0

2.6 Test Points

The eZdsp™ LF2407A has one test point, TP1. This test point is tied to Ground.

Appendix A


eZdsp™ LF2407

Schematics


This appendix contains the schematics for the eZdsp™ LF2407. The schematics were drawn on ORCAD.












Appendix B


eZdsp™ LF2407

Mechanical Information

This appendix contains the mechanical information about the eZdsp™ LF2407



This drawing is not to scale



Printed in U.S.A., June 2003
505565-0001 Rev. D