

HIGH-SPEED 3.3V 64K x 16 DUAL-PORT STATIC RAM


IDT70V28L

Features

- True Dual-Ported memory cells which allow simultaneous access of the same memory location
- High-speed access
 - Commercial: 15/20ns (max.)
 - Industrial: 20ns (max.)
- Low-power operation
 - IDT70V28L
 - Active: 440mW (typ.)
 - Standby: 660µW (typ.)
- Dual chip enables allow for depth expansion without external logic
- IDT70V28 easily expands data bus width to 32 bits or more using the Master/Slave select when cascading more than one device

- ◆ M/S = VIH for BUSY output flag on Master, M/S = VIL for BUSY input on Slave
- Busy and Interrupt Flags
- On-chip port arbitration logic
- Full on-chip hardware support of semaphore signaling between ports
- Fully asynchronous operation from either port
- Separate upper-byte and lower-byte controls for multiplexed bus and bus matching compatibility
- LVTTL-compatible, single 3.3V (±0.3V) power supply
- Available in a 100-pin TQFP
- Industrial temperature range (-40°C to +85°C) is available for selected speeds

Functional Block Diagram



NOTES:

- BUSY is an input as a Slave (M/S=VIL) and an output when it is a Master (M/S=VIH).
- 2. BUSY and INT are non-tri-state totem-pole outputs (push-pull).

JANUARY 2002

4849 drw 01

Description

The IDT70V28 is a high-speed 64K x 16 Dual-Port Static RAM. The IDT70V28 is designed to be used as a stand-alone 1024K-bit Dual-Port RAM or as a combination MASTER/SLAVE Dual-Port RAM for 32-bit-or-more word system. Using the IDT MASTER/SLAVE Dual-Port RAM approach in 32-bit or wider memory system applications results in full-speed, error-free operation without the need for additional discrete logic.


This device provides two independent ports with separate control, address, and I/O pins that permit independent, asynchronous access

for reads or writes to any location in memory. An automatic power down feature controlled by the chip enables (either $\overline{\text{CE}}_0$ or CE1) permit the on-chip circuitry of each port to enter a very low standby power mode.

Fabricated using IDT's CMOS high-performance technology, these devices typically operate on only 440mW of power.

The IDT70V28 is packaged in a 100-pin Thin Quad Flatpack (TQFP).

Pin Configurations^(1,2,3)



- 1. All Vcc pins must be connected to power supply.
- 2. All GND pins must be connected to ground.
- 3. Package body is approximately 14mm x 14mm x 1.4mm.
- 4. This package code is used to reference the package diagram.
- 5. This text does not indicate orientation of the actual part-marking.

Pin Names

Left Port	Right Port	Names
CEOL, CE1L	CEOR, CE1R	Chip Enables
R/WL	R/W̄R	Read/Write Enable
ŌĒL	OE R	Output Enable
A0L - A15L	A0R - A15R	Address
I/O0L - I/O15L	I/O0R - I/O15R	Data Input/Output
SEML	SEMR	Semaphore Enable
UB L	UB R	Upper Byte Select
<u>∐B</u> L	LB R	Lower Byte Select
ĪNTL	INT R	Interrupt Flag
BUSYL	BUSYR	Busy Flag
N	i/S	Master or Slave Select
V	cc	Power
G	ND	Ground

4849 tbl 01

Absolute Maximum Ratings(1)

Symbol	Rating	Commercial & Industrial	Unit
VTERM ⁽²⁾	Terminal Voltage with Respect to GND	-0.5 to +4.6	V
TBIAS	Temperature Under Bias	-55 to +125	°C
Tstg	Storage Temperature	-65 to +150	°C
Іоит	DC Output Current	50	mA

NOTES:

4849 tbl 02

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may
 cause permanent damage to the device. This is a stress rating only and functional
 operation of the device at these or any other conditions above those indicated in
 the operational sections of this specification is not implied. Exposure to absolute
 maximum rating conditions for extended periods may affect reliability.
- 2. VTERM must not exceed Vcc + 0.3V for more than 25% of the cycle time or 10ns maximum, and is limited to \leq 20mA for the period of VTERM \geq Vcc + 0.3V.

Maximum Operating Temperature and Supply Voltage

and Cappi	,				
Grade	Ambient Temperature ⁽¹⁾	GND	Vcc		
Commercial	0°C to +70°C	0V	3.3V <u>+</u> 0.3V		
Industrial	-40°C to +85°C	0V	3.3V <u>+</u> 0.3V		

NOTE:

1. This is the parameter Ta. This is the "instant on" case temperature.

Recommended DC Operating Conditions

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Supply Voltage	3.0	3.3	3.6	V
GND	Ground	0	0	0	V
ViH	Input High Voltage	2.0		Vcc+0.3 ⁽²⁾	V
VIL	Input Low Voltage	-0.3 ⁽¹⁾		0.8	V

NOTES

- 1. $VIL \ge -1.5V$ for pulse width less than 10ns.
- 2. VTERM must not exceed Vcc + 0.3V.

Capacitance $^{(1)}$ (TA = +25°C, f = 1.0MHz)

Symbol	Parameter	Conditions ⁽²⁾	Max.	Unit
CIN	Input Capacitance	$V_{IN} = 3dV$	9	pF
Соит	Output Capacitance	Vout = 3dV	10	pF

4849 tbl 05

- NOTES:
- This parameter is determined by device characterization but is not production tested.
- 3dV represents the interpolated capacitance when the input and output signals switch from 0V to 3V or from 3V to 0V.

Truth Table I – Chip Enable^(1,2)

CE	Œ	CE1	Mode
	VIL	Vıн	Port Selected (TTL Active)
L	≤ 0.2V	≥Vcc -0.2V	Port Selected (CMOS Active)
	Vін	Х	Port Deselected (TTL Inactive)
Н	X	VIL	Port Deselected (TTL Inactive)
	≥Vcc -0.2V	X ⁽³⁾	Port Deselected (CMOS Inactive)
	X ₍₃₎	<u>≤</u> 0.2V	Port Deselected (CMOS Inactive)

NOTES: 4849bl 06

- 1. Chip Enable references are shown above with the actual $\overline{\text{CE}}_0$ and CE1 levels; $\overline{\text{CE}}$ is a reference only.
- 2. 'H' = VIH and 'L' = VIL.
- 3. CMOS standby requires 'X' to be either \leq 0.2V or \geq Vcc-0.2V.

Truth Table II - Non-Contention Read/Write Control

		Inpu	uts ⁽¹⁾			Outputs		
CE ⁽²⁾	R/W	ŌĒ	ŪB	IВ	SEM	I/O8-15	I/O ₀₋₇	Mode
Н	Х	Х	Х	Х	Н	High-Z	High-Z	Deselected: Power-Down
Х	Х	Х	Н	Н	Н	High-Z	High-Z	Both Bytes Deselected
L	L	Х	L	Н	Н	DATAIN	High-Z	Write to Upper Byte Only
L	L	Х	Н	L	Н	High-Z	DATAIN	Write to Lower Byte Only
L	L	Х	L	L	Н	DATAIN	DATAIN	Write to Both Bytes
L	Н	L	L	Н	Н	DATAout	High-Z	Read Upper Byte Only
L	Н	L	Н	L	Н	High-Z	DATAout	Read Lower Byte Only
L	Н	L	L	L	Н	DATAout	DATAout	Read Both Bytes
Х	Х	Н	Х	Х	Х	High-Z	High-Z	Outputs Disabled

NOTES: 4849 tbl 07

- 1. AoL A15L ≠ AoR A15R
- 2. Refer to Truth Table I Chip Enable.

Truth Table III – Semaphore Read/Write Control(1)

		Inpu	uts ⁽¹⁾			Outputs		
CE(2)	R/W	Œ	ŪB	LВ	SEM	I/O8-15	I/O ₀₋₇	Mode
Н	Н	L	Х	Х	L	DATA out	DATA out	Read Data in Semaphore Flag
Х	Н	L	Н	Н	L	DATA out	DATA out	Read Data in Semaphore Flag
Н	1	Х	Х	Х	L	DATAIN	DATAIN	Write I/O₀ into Semaphore Flag
Х	1	Х	Н	Н	L	DATAIN	DATAIN	Write I/O₀ into Semaphore Flag
L	Х	Х	L	Х	L			Not Allowed
L	Х	Х	Х	L	L			Not Allowed

NOTES: 4849 tbl 08

- 1. There are eight semaphore flags written to I/Oo and read from all the I/Os (I/Oo-I/O15). These eight semaphore flags are addressed by Ao-A2.
- 2. Refer to Truth Table I Chip Enable.

DC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range (Vcc = 3.3V ± 0.3V)

			70V	70V28L	
Symbol	Parameter	Test Conditions	Min.	Max.	Unit
LI	Input Leakage Current ⁽¹⁾	Vcc = 3.6V, $VIN = 0V$ to Vcc	Ī	5	μA
ILO	Output Leakage Current	$\overline{CE}^{(2)} = VH$, Vout = 0V to Vcc	ı	5	μA
Vol	Output Low Voltage	IoL = +4mA	ı	0.4	٧
Voh	Output High Voltage	IOH = -4mA	2.4	_	V

NOTES:

4849 tbl 09

- 1. At $Vcc \le 2.0V$, input leakages are undefined.
- 2. Refer to Truth Table I Chip Enable.

DC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range⁽⁵⁾ ($Vcc = 3.3V \pm 0.3V$)


				-	8L15 Only	70V28L20 Com'l & Ind			
Symbol	Parameter	Test Condition	Versio	n	Тур.(1)	Max.	Typ. ⁽¹⁾	Max.	Unit
lcc	Dynamic Operating Current	<u>CE</u> = VIL, Outputs Disabled SEM = VIH	COM'L	L	145	235	135	205	mA
	(Both Ports Active)	$f = f_{MAX}^{(2)}$	IND	L	_	-	135	220	
ISB1	Standby Current (Both Ports - TTL Level	CEL = CER = VIH	COM'L	L	40	70	35	55	mA
	Inputs)	$ \overline{SEMR} = \overline{SEML} = VH $ $ f = \overline{I}_{MAX}^{(2)} $	IND	L	_	_	35	65	
ISB2	Standby Current (One Port - TTL Level	CE"A" = VIL and CE"B" = VIH ⁽⁴⁾	COM'L	L	100	155	90	140	mA
	Inputs)	Active Port Outputs Disabled, $f=f_{MAX}^{(2)}$, $\overline{SEM}_{R} = \overline{SEM}_{L} = V_{H}$	IND	L	_	-	90	150	
ISB3	Full Standby Current (Both Ports - All CMOS	Both Ports \overline{CE} L and \overline{CE} R \geq Vcc - 0.2V, VN $>$ Vcc - 0.2V or VN $<$ 0.2V, f = 0 ⁽³⁾	COM'L	L	0.2	3.0	0.2	3.0	mA
	Level Inputs)	$\frac{VN \ge VCC - 0.2V}{SEMR} = \frac{0.2V}{SEML} \ge VCC - 0.2V$	IND	L	_		0.2	3.0	
ISB4	Full Standby Current (One Port - All CMOS	\overline{CE} 'A" $\leq 0.2V$ and \overline{CE} 'B" $\geq V$ CC - $0.2V$ ⁽⁴⁾ , $\overline{SEMR} = \overline{SEML} \geq V$ CC - $0.2V$,	COM'L	L	95	150	90	135	mA
	Level Inputs)	VIN \geq VCC - 0.2V, VIN \geq VCC - 0.2V or VIN \leq 0.2V, Active Port Outputs Disabled, f = fmax ⁽²⁾	IND	L	_	_	90	145	

NOTES

- 1. Vcc = 3.3V, Ta = +25°C, and are not production tested. Iccdc = 90mA (Typ.)
- 2. At f = fMAX, address and control lines (except Output Enable) are cycling at the maximum frequency read cycle of 1/trc, and using "AC Test Conditions" of input levels of GND to 3V
- 3. f = 0 means no address or control lines change.
- 4. Port "A" may be either left or right port. Port "B" is the opposite from port "A".
- 5. Refer to Truth Table I Chip Enable.

AC Test Conditions

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	3ns Max.
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	Figures 1 and 2
	4849 tbl 11








Figure 1. AC Output Load

Figure 2. Output Test Load (for tlz, tHz, twz, tow) * Including scope and jig.

Waveform of Read Cycles⁽⁵⁾



Timing of Power-Up Power-Down



- 1. Timing depends on which signal is asserted last, \overline{OE} , \overline{CE} , \overline{LB} or \overline{UB} .
- 2. Timing depends on which signal is de-asserted first \overline{CE} , \overline{OE} , \overline{LB} or \overline{UB} .
- 3. tbbb delay is required only in cases where the opposite port is completing a write operation to the same address location. For simultaneous read operations BUSY has no relation to valid output data.
- 4. Start of valid data depends on which timing becomes effective last tage, tage, tage or tbdd.
- 5. <u>SEM</u> = VIH.
- 6. Refer to Truth Table I Chip Enable.

AC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range

			28L15 I Only	70V28L20 Com'l & Ind		
Symbol	Parameter	Min. Max. Min.			Max.	Unit
READ CYCLE						
trc	Read Cycle Time	15	_	20		ns
taa	Address Access Time		15	-	20	ns
tace	Chip Enable Access Time ⁽³⁾		15	_	20	ns
tabe	Byte Enable Access Time ⁽³⁾		15	_	20	ns
taoe	Output Enable Access Time		10	_	12	ns
tон	Output Hold from Address Change	3	_	3		ns
tLZ	Output Low-Z Time ^(1,2)	3	_	3	_	ns
tHZ	Output High-Z Time ^(1,2)		10	_	10	ns
tpu	Chip Enable to Power Up Time (2)	0	_	0	_	ns
tpD	Chip Disable to Power Down Time ⁽²⁾		15	_	20	ns
tsop	Semaphore Flag Update Pulse (OE or SEM)	10	_	10	_	ns
tsaa	Semaphore Address Access Time		15		20	ns

4849 tbl 12


AC Electrical Characteristics Over the Operating Temperature and Supply Voltage

			70V28L15 Com'l Only		70V28L20 Com'l & Ind		
Symbol	Parameter	Min.	Max.	Min.	Max.	Unit	
WRITE CYCL							
twc	Write Cycle Time	15		20		ns	
tew	Chip Enable to End-of-Write ⁽³⁾	12		15	_	ns	
taw	Address Valid to End-of-Write	12	_	15	_	ns	
tas	Address Set-up Time ⁽³⁾	0	_	0	_	ns	
twp	Write Pulse Width	12		15	_	ns	
twr	Write Recovery Time	0	_	0		ns	
tow	Data Valid to End-of-Write	10	_	15	_	ns	
tHZ	Output High-Z Time ^(1,2)	_	10		10	ns	
tон	Data Hold Time ⁽⁴⁾	0	_	0	_	ns	
twz	Write Enable to Output in High-Z ^(1,2)	_	10		10	ns	
tow	Output Active from End-of-Write ^(1,2,4)	0		0		ns	
tswrd	SEM Flag Write to Read Time	5	_	5		ns	
tsps	SEM Flag Contention Window	5		5	_	ns	


NOTES:

- 1. Transition is measured 0mV from Low or High-impedance voltage with Output Test Load (Figure 2).
- 2. This parameter is guaranted by device characterization, but is not production tested.
- 3. To access RAM, \overline{CE} = VIL and \overline{SEM} = VIH. To access semaphore, \overline{CE} = VIH and \overline{SEM} = VIL. Either condition must be valid for the entire tew time.
- 4. The specification for toh must be met by the device supplying write data to the RAM under all operating conditions. Although toh and tow values will vary over voltage and temperature, the actual toh will always be smaller than the actual tow.

Timing Waveform of Write Cycle No. 1, R/W Controlled Timing(1,5,8)




Timing Waveform of Write Cycle No. 2, $\overline{\text{CE}}$ Controlled Timing^(1,5)



- 1. $R\overline{W}$ or \overline{CE} or \overline{UB} and \overline{LB} = VIH during all address transitions.
- 2. A write occurs during the overlap (tew or twp) of a \overline{CE} = VIL and a R/ \overline{W} = VIL for memory array writing cycle.
- 3. twn is measured from the earlier of $\overline{\text{CE}}$ or $\overline{\text{R/W}}$ (or $\overline{\text{SEM}}$ or $\overline{\text{R/W}}$) going HIGH to the end of write cycle.
- 4. During this period, the I/O pins are in the output state and input signals must not be applied.
- 5. If the CE or SEM = VIL transition occurs simultaneously with or after the R/W = VIL transition, the outputs remain in the High-impedance state.
- 6. Timing depends on which enable signal is asserted last, \overline{CE} or R/\overline{W} .
- 7. This parameter is guaranteed by device characterization, but is not production tested. Transition is measured 0mV from steady state with the Output Test Load (Figure 2).
- 8. If $\overline{OE} = V_{IL}$ during R/W controlled write cycle, the write pulse width must be the larger of twp or (twz + tow) to allow the I/O drivers to turn off and data to be placed on the bus for the required tow. If $\overline{OE} = V_{IH}$ during an R/W controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified twp.
- 9. To access RAM, $\overline{\text{CE}} = \text{V}\text{IL}$ and $\overline{\text{SEM}} = \text{V}\text{IH}$. To access semaphore, $\overline{\text{CE}} = \text{V}\text{IH}$ and $\overline{\text{SEM}} = \text{V}\text{IL}$. tew must be met for either condition.
- 10. Refer to Truth Table I Chip Enable.


Timing Waveform of Semaphore Read after Write Timing, Either Side(1)



NOTES:

- 1. $\overline{CE} = VIH \text{ or } \overline{UB} \text{ and } \overline{LB} = VIH \text{ for the duration of the above timing (both write and read cycle) (Refer to Chip Enable Truth Table).}$
- 2. "DATAOUT VALID" represents all I/O's (I/O₀ I/O₁₅) equal to the semaphore value.

Timing Waveform of Semaphore Write Contention(1,3,4)



- 1. Dor = Dol = Vil, $\overline{CE}L = \overline{CE}R = VIH \text{ or both } \overline{UB} \text{ and } \overline{LB} = VIH \text{ (Refer to Chip Enable Truth Table)}.$
- 2. All timing is the same for left and right ports. Port "A" may be either left or right port. "B" is the opposite from port "A".
- 3. This parameter is measured from R/W̄-a- or SEM-a- going HIGH to R/W̄-b- or SEM-b- going HIGH.
- 4. If tsps is not satisfied, the semaphore will fall positively to one side or the other, but there is no guarantee which side will be granted the semaphore flag.


AC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range

0	Down to	70V28L15 Com'l Only		70V28L20 Com'l & Ind			
Symbol	Parameter	Min.	Мах.	Min.	Max.	Unit	
BUSY TIMING	G (M/S=VIH)						
tbaa	BUSY Access Time from Address Match	_	15	_	20	ns	
tBDA	BUSY Disable Time from Address Not Matched	_	15	_	20	ns	
tBAC	BUSY Access Time from Chip Enable Low		15	_	20	ns	
tBDC	BUSY Access Time from Chip Enable High		15		17	ns	
taps	Arbitration Priority Set-up Time ⁽²⁾	5	_	5	_	ns	
tBDD	BUSY Disable to Valid Data ⁽⁵⁾	_	15	_	17	ns	
twн	Write Hold After BUSY ⁽⁵⁾	12	_	15	_	ns	
BUSY TIMING	G (M/S=VIL)						
twB	BUSY Input to Write ⁽⁴⁾	0		0		ns	
twн	Write Hold After BUSY ⁽⁵⁾	12		15		ns	
PORT-TO-POR	RT DELAY TIMING						
twdd	Write Pulse to Data Delay ⁽¹⁾	_	30	_	45	ns	
todd	Write Data Valid to Read Data Delay ⁽¹⁾		25		30	ns	

4849 tbl 14


- 1. Port-to-port delay through RAM cells from writing port to reading port, refer to "Timing Waveform of Write with Port-to-Port Read and BUSY (M/S = VIH)".
- 2. To ensure that the earlier of the two ports wins.
- 3. tbdd is a calculated parameter and is the greater of 0, twbd twp (actual), or tbdd tbw (actual).
- 4. To ensure that the write cycle is inhibited on port "B" during contention on port "A".
- 5. To ensure that a write cycle is completed on port "B" after contention on port "A".

Timing Waveform of Write with Port-to-Port Read and \overline{BUSY} (M/ \overline{S} = VIH)(2,4,5)




- 1. To ensure that the earlier of the two ports wins. taps is ignored for $M/\overline{S} = V_{L}$ (SLAVE).
- $\overline{CE}L = \overline{CE}R = VIL$, refer to Chip Enable Truth Table.
- 3. $\overline{OE} = V_{IL}$ for the reading port.
- 4. If $M/\overline{S} = V_{IL}$ (slave), \overline{BUSY} is an input. Then for this example $\overline{BUSY}^*A^* = V_{IH}$ and \overline{BUSY}^*B^* input is shown above.
- 5. All timing is the same for left and right ports. Port "A" may be either the left or right port. Port "B" is the port opposite from port "A".

Timing Waveform of Write with \overline{BUSY} (M/ \overline{S} = VIL)




- 1. twn must be met for both BUSY input (SLAVE) and output (MASTER).
- 2. BUSY is asserted on port "B" blocking R/W"B", until BUSY "B" goes HIGH.
- 3. twb is only for the 'slave' version.

Waveform of \overline{BUSY} Arbitration Controlled by \overline{CE} Timing (M/ \overline{S} = VIH)(1,3)



Waveform of \overline{BUSY} Arbitration Cycle Controlled by Address Match Timing (M/ \overline{S} = VIH)⁽¹⁾




NOTES


- 1. All timing is the same for left and right ports. Port "A" may be either the left or right port. Port "B" is the port opposite from port "A".
- 2. If taps is not satisfied, the BUSY signal will be asserted on one side or another but there is no guarantee on which side BUSY will be asserted.
- 3. Refer to Truth Table I Chip Enable.

AC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range

			28L15 'I Only	70V28L20 Com'l & Ind		
Symbol	Parameter	Min.	Max.	Min.	Max.	Unit
INTERRUPT :	TIMING					
tas	Address Set-up Time	0		0	_	ns
twr	Write Recovery Time	0	_	0	_	ns
tins	Interrupt Set Time		15	_	20	ns
tinr	Interrupt Reset Time		15		20	ns

Waveform of Interrupt Timing^(1,5)





NOTES:

- 1. All timing is the same for left and right ports. Port "A" may be either the left or right port. Port "B" is the port opposite from port "A".
- 2. Refer to Interrupt Truth Table.
- Timing depends on which enable signal ($\overline{\text{CE}}$ or R/\overline{W}) is asserted last.
- 4. Timing depends on which enable signal (CE or R/W) is de-asserted first.
- 5. Refer to Truth Table I Chip Enable.

Truth Table IV — Interrupt Flag^(1,4,5)

Left Port					Right Port					
R/W̄∟	ĒĒ∟	ŌĒL	A15L-A0L	ΪΝΤι	R/ W R	CER	OE R	A15R-A0R	ĪNTR	Function
L	L	Х	FFFF	Х	Х	Х	Х	Х	L ⁽²⁾	Set Right INTR Flag
Х	Х	Х	Х	Х	Х	L	L	FFFF	H ⁽³⁾	Reset Right INTR Flag
Х	Х	Х	Х	L ⁽³⁾	L	L	Х	FFFE	Х	Set Left INT _L Flag
Х	L	L	FFFE	H ⁽²⁾	Х	Х	Х	X	Х	Reset Left INT _L Flag

NOTES:

- 1. Assumes $\overline{BUSY}_L = \overline{BUSY}_R = V_{IH}$.
- 2. If $\overline{BUSY}L = VIL$, then no change.
- 3.
- If BUSYR = VIL, then no change.

 INTL and INTR must be initialized at power-up.
- 5. Refer to Truth Table I Chip Enable.

Truth Table V — Address BUSY Arbitration⁽⁴⁾

	In	puts	Out	puts	
CEL	C ER	Aol-A15L Aor-A15R	BUSY _{L⁽¹⁾}	BUSY _R (1)	Function
Х	Х	NO MATCH	Н	Н	Normal
Н	Х	MATCH	Н	Н	Normal
Х	Н	MATCH	Н	Н	Normal
L	L	MATCH	(2)	(2)	Write Inhibit ⁽³⁾

NOTES:

4849 tbl 17

- 1. Pins BUSYL and BUSYR are both outputs when the part is configured as a master. Both are inputs when configured as a slave. BUSY outputs on the IDT70V28 are pushpull, not open drain outputs. On slaves the BUSY input internally inhibits writes.
- 2. "L" if the inputs to the opposite port were stable prior to the address and enable inputs of this port. "H" if the inputs to the opposite port became stable after the address and enable inputs of this port. If taps is not met, either BUSY_R = LOW will result. BUSY_R outputs can not be LOW simultaneously.
- 3. Writes to the left port are internally ignored when BUSYL outputs are driving LOW regardless of actual logic level on the pin. Writes to the right port are internally ignored when BUSYR outputs are driving LOW regardless of actual logic level on the pin.
- 4. Refer to Truth Table I Chip Enable.

Truth Table VI — Example of Semaphore Procurement Sequence (1,2,3)

	•	•	-
Functions	Do - D15 Left	Do - D15 Right	Status
No Action	1	1	Semaphore free
Left Port Writes "0" to Semaphore	0	1	Left port has semaphore token
Right Port Writes "0" to Semaphore	0	1	No change. Right side has no write access to semaphore
Left Port Writes "1" to Semaphore	1	0	Right port obtains semaphore token
Left Port Writes "0" to Semaphore	1	0	No change. Left port has no write access to semaphore
Right Port Writes "1" to Semaphore	0	1	Left port obtains semaphore token
Left Port Writes "1" to Semaphore	1	1	Semaphore free
Right Port Writes "0" to Semaphore	1	0	Right port has semaphore token
Right Port Writes "1" to Semaphore	1	1	Semaphore free
Left Port Writes "0" to Semaphore	0	1	Left port has semaphore token
Left Port Writes "1" to Semaphore	1	1	Semaphore free

NOTES:

4849 tbl 18

- 1. This table denotes a sequence of events for only one of the eight semaphores on the IDT70V28.
- 2. There are eight semaphore flags written to via I/Oo and read from all I/O's (I/Oo-I/O15). These eight semaphores are addressed by Ao A2.
- 3. $\overline{\text{CE}} = \text{V}_{\text{IH}}$, $\overline{\text{SEM}} = \text{V}_{\text{IL}}$ to access the semaphores. Refer to Truth Table III Semaphore Read/Write Control.

Functional Description

The IDT70V28 provides two ports with separate control, address and I/O pins that permit independent access for reads or writes to any location in memory. The IDT70V28 has an automatic power down feature controlled by $\overline{\text{CE}}$. The $\overline{\text{CE}}$ 0 and CE1 control the on-chip power down circuitry that permits the respective port to go into a standby mode when not selected ($\overline{\text{CE}}$ = HIGH). When a port is enabled, access to the entire memory array is permitted.

Interrupts

If the user chooses the interrupt function, a memory location (mail box or message center) is assigned to each port. The left port interrupt flag $(\overline{\text{INT}}_L)$ is asserted when the right port writes to memory location

FFFE (HEX), where a write is defined as $\overline{CE}R = R/\overline{W}R = VIL$ per Truth Table IV. The left port clears the interrupt through access of address location FFFE when $\overline{CE}L = \overline{OE}L = VIL$, R/\overline{W} is a "don't care". Likewise, the right port interrupt flag (\overline{INTR}) is asserted when the left port writes to memory location FFFF (HEX) and to clear the interrupt flag (\overline{INTR}), the right port must read the memory location FFFF. The message (16 bits) at FFFE or FFFF is user-defined since it is an addressable SRAMlocation. If the interrupt function is not used, address locations FFFE and FFFF are not used as mail boxes, but as part of the random access memory. Refer to Truth Table IV for the interrupt operation.

Busy Logic

Busy Logic provides a hardware indication that both ports of the RAM have accessed the same location at the same time. It also allows one of the two accesses to proceed and signals the other side that the RAM is "Busy". The $\overline{\text{BUSY}}$ pin can then be used to stall the access until the operation on the other side is completed. If a write operation has been attempted from the side that receives a $\overline{\text{BUSY}}$ indication, the write signal is gated internally to prevent the write from proceeding.

The use of \overline{BUSY} logic is not required or desirable for all applications. In some cases it may be useful to logically OR the \overline{BUSY} outputs together and use any \overline{BUSY} indication as an interrupt source to flag the event of an illegal or illogical operation. If the write inhibit function of \overline{BUSY} logic is not desirable, the \overline{BUSY} logic can be disabled by placing the part in slave mode with the $\overline{M/S}$ pin. Once in slave mode the \overline{BUSY} pin operates solely as a write inhibit input pin. Normal operation can be programmed by tying the \overline{BUSY} pins HIGH. If desired, unintended write operations can be prevented to a port by tying the \overline{BUSY} pin for that port LOW.

The BUSY outputs on the IDT70V28 RAM in master mode, are push-pull type outputs and do not require pull up resistors to operate. If these RAMs are being expanded in depth, then the BUSY indication for the resulting array requires the use of an external AND gate.




Figure 3. Busy and chip enable routing for both width and depth expansion with IDT70V28 RAMs.

Width Expansion with Busy Logic Master/Slave Arrays

When expanding an IDT70V28 RAM array in width while using \overline{BUSY} logic, one master part is used to decide which side of the RAMs array will receive a \overline{BUSY} indication, and to output that indication. Any number of slaves to be addressed in the same address range as the master use the \overline{BUSY} signal as a write inhibit signal. Thus on the IDT70V28 RAM the \overline{BUSY} pin is an output if the part is used as a master (M/ \overline{S} pin = VIH), and the \overline{BUSY} pin is an input if the part used as a slave (M/ \overline{S} pin = VIL) as shown in Figure 3.

If two or more master parts were used when expanding in width, a split decision could result with one master indicating $\overline{\text{BUSY}}$ on one side of the array and another master indicating $\overline{\text{BUSY}}$ on one other side of the array. This would inhibit the write operations from one port for part of a word and inhibit the write operations from the other port for the other part of the word.

The BUSY arbitration on a master is based on the chip enable and

address signals only. It ignores whether an access is a read or write. In a master/slave array, both address and chip enable must be valid long enough for a $\overline{\text{BUSY}}$ flag to be output from the master before the actual write pulse can be initiated with the R/\overline{W} signal. Failure to observe this timing can result in a glitched internal write inhibit signal and corrupted data in the slave.

Semaphores

The IDT70V28 is an extremely fast Dual-Port 64K x 16 CMOS Static RAM with an additional 8 address locations dedicated to binary semaphore flags. These flags allow either processor on the left or right side of the Dual-Port RAM to claim a privilege over the other processor for functions defined by the system designer's software. As an example, the semaphore can be used by one processor to inhibit the other from accessing a portion of the Dual-Port RAM or any other shared resource.

The Dual-Port RAM features a fast access time, with both ports being completely independent of each other. This means that the activity on the left port in no way slows the access time of the right port. Both ports are identical in function to standard CMOS Static RAM and can be read from or written to at the same time with the only possible conflict arising from the simultaneous writing of, or a simultaneous READ/WRITE of, a non-semaphore location. Semaphores are protected against such ambiguous situations and may be used by the system program to avoid any conflicts in the non-semaphore portion of the Dual-Port RAM. These devices have an automatic power-down feature controlled by $\overline{\text{CE}}$, the Dual-Port RAM enable, and $\overline{\text{SEM}}$, the semaphore enable. The $\overline{\text{CE}}$ and $\overline{\text{SEM}}$ pins control on-chip power down circuitry that permits the respective port to go into standby mode when not selected. This is the condition which is shown in Truth Table III where $\overline{\text{CE}}$ and $\overline{\text{SEM}}$ are both HIGH.

Systems which can best use the IDT70V28 contain multiple processors or controllers and are typically very high-speed systems which are software controlled or software intensive. These systems can benefit from a performance increase offered by the IDT70V28s hardware semaphores, which provide a lockout mechanism without requiring complex programming.

Software handshaking between processors offers the maximum in system flexibility by permitting shared resources to be allocated in varying configurations. The IDT70V28 does not use its semaphore flags to control any resources through hardware, thus allowing the system designer total flexibility in system architecture.

An advantage of using semaphores rather than the more common methods of hardware arbitration is that wait states are never incurred in either processor. This can prove to be a major advantage in very high-speed systems.

How the Semaphore Flags Work

The semaphore logic is a set of eight latches which are independent of the Dual-Port RAM. These latches can be used to pass a flag, or token, from one port to the other to indicate that a shared resource is in use. The semaphores provide a hardware assist for a use assignment method called "Token Passing Allocation." In this method, the state of a semaphore latch is used as a token indicating that a shared resource is in use. If the left processor wants to use this resource, it requests the token by setting the latch. This processor then

verifies its success in setting the latch by reading it. If it was successful, it proceeds to assume control over the shared resource. If it was not successful in setting the latch, it determines that the right side processor has set the latch first, has the token and is using the shared resource. The left processor can then either repeatedly request that semaphore's status or remove its request for that semaphore to perform another task and occasionally attempt again to gain control of the token via the set and test sequence. Once the right side has relinquished the token, the left side should succeed in gaining control.

The semaphore flags are active LOW. A token is requested by writing a zero into a semaphore latch and is released when the same side writes a one to that latch.

The eight semaphore flags reside within the IDT70V28 in a separate memory space from the Dual-Port RAM. This address space is accessed by placing a low input on the $\overline{\text{SEM}}$ pin (which acts as a chip select for the semaphore flags) and using the other control pins (Address, $\overline{\text{CE}}$, and $R/\overline{\text{W}}$) as they would be used in accessing a standard Static RAM. Each of the flags has a unique address which can be accessed by either side through address pins A0 – A2. When accessing the semaphores, none of the other address pins has any effect.

When writing to a semaphore, only data pin Do is used. If a low level is written into an unused semaphore location, that flag will be set to a zero on that side and a one on the other side (see Truth Table VI). That semaphore can now only be modified by the side showing the zero. When a one is written into the same location from the same side, the flag will be set to a one for both sides (unless a semaphore request from the other side is pending) and then can be written to by both sides. The fact that the side which is able to write a zero into a semaphore subsequently locks out writes from the other side is what makes semaphore flags useful in interprocessor communications. (A thorough discussion on the use of this feature follows shortly.) A zero written into the same location from the other side will be stored in the semaphore request latch for that side until the semaphore is freed by the first side.

When a semaphore flag is read, its value is spread into all data bits so that a flag that is a one reads as a one in all data bits and a flag containing a zero reads as all zeros. The read value is latched into one side's output register when that side's semaphore select (\overline{SEM}) and output enable (\overline{OE}) signals go active. This serves to disallow the semaphore from changing state in the middle of a read cycle due to a write cycle from the other side. Because of this latch, a repeated read of a semaphore in a test loop must cause either signal (\overline{SEM} or \overline{OE}) to go inactive or the output will never change.

A sequence WRITE/READ must be used by the semaphore in order to guarantee that no system level contention will occur. A processor requests access to shared resources by attempting to write a zero into a semaphore location. If the semaphore is already in use, the semaphore request latch will contain a zero, yet the semaphore flag will appear as one, a fact which the processor will verify by the subsequent read (see Table VI). As an example, assume a processor writes a zero to the left port at a free semaphore location. On a subsequent read, the processor will verify that it has written successfully to that location and will assume control over the resource in question. Meanwhile, if a processor on the right side attempts to write a zero to the same semaphore flag it will fail, as will be verified by the

fact that a one will be read from that semaphore on the right side during subsequent read. Had a sequence of READ/WRITE been used instead, system contention problems could have occurred during the gap between the read and write cycles.

It is important to note that a failed semaphore request must be followed by either repeated reads or by writing a one into the same location. The reason for this is easily understood by looking at the simple logic diagram of the semaphore flag in Figure 4. Two semaphore request latches feed into a semaphore flag. Whichever latch is first to present a zero to the semaphore flag will force its side of the semaphore flag LOW and the other side HIGH. This condition will continue until a one is written to the same semaphore request latch. Should the other side's semaphore request latch have been written to




Figure 4. IDT70V28 Semaphore Logic

a zero in the meantime, the semaphore flag will flip over to the other side as soon as a one is written into the first side's request latch. The second side's flag will now stay LOW until its semaphore request latch is written to a one. From this it is easy to understand that, if a semaphore is requested and the processor which requested it no longer needs the resource, the

entire system can hang up until a one is written into that semaphore request latch.

The critical case of semaphore timing is when both sides request a single token by attempting to write a zero into it at the same time. The semaphore logic is specially designed to resolve this problem. If simultaneous requests are made, the logic guarantees that only one side receives the token. If one side is earlier than the other in making

the request, the first side to make the request will receive the token. If


both requests arrive at the same time, the assignment will be arbitrarily

made to one port or the other.

One caution that should be noted when using semaphores is that semaphores alone do not guarantee that access to a resource is secure. As with any powerful programming technique, if semaphores are misused or misinterpreted, a software error can easily happen.

Initialization of the semaphores is not automatic and must be handled via the initialization program at power-up. Since any semaphore request flag which contains a zero must be reset to a one, all semaphores on both sides should have a one written into them at initialization from both sides to assure that they will be free when needed.

Ordering Information



4849 drw 19

NOTE:

1. Contact your sales office for Industrial Temperature range in other speeds, packages and powers.

Datasheet Document History:

8/01/99: Initial Public Offering

1/10/01: Page 3 Increased storage temperature parameter

Clarified TA Parameter

Page 5 DC Electrical parameters—changed wording from "open" to "disabled"

Added Truth Table I - Chip Enable as note 5

Page 7 Corrected ±200mV to 0mV in notes

Page 5, 7, 10 & 12 Added Industrial Temperature information Page 14 Added IV to Truth Table info in "Interrupts" paragraph

Page 17 Removed Preliminary status

1/02/02: Page 1 & 17 Replaced IDT logo

 $Pages\,5,7,10\,\&\,12\,\,Removed\,Industrial\,Temperature\,range\,for\,15ns\,from\,DC\,\&\,AC\,Electrical\,Characteristics$



CORPORATE HEADQUARTERS

2975 Stender Way Santa Clara, CA 95054 for SALES:

800-345-7015 or 408-727-6116

fax: 408-492-8674 www.idt.com for Tech Support: 831-754-4613 DualPortHelp@idt.com

The IDT logo is a registered trademark of Integrated Device Technology, Inc.