SRM2264LCT10/12

CMOS 64K-BIT STATIC RAM

● **Industrial Temperature Range**
● **Low Supply Current**
● **Access Time 100ns/120ns**
● **8,192 Words × 8 Bits, Asynchronous**

■ **DESCRIPTION**

The SRM2264LCT10/12 is an 8,192-word × 8-bit asynchronous, static, random access memory on a monolithic CMOS chip. Its very low standby power requirement makes it ideal for applications requiring non-volatile storage with back-up batteries. The –40 to 85°C operating temperature range is good for industrial use. The asynchronous and static nature of the memory requires no external clock or refreshing circuit. Both the input and output ports are TTL compatible, and the three-state output allows easy expansion of memory capacity.

■ **FEATURES**

- Industrial temperature range . . . . –40 to 85°C
- Fast access time . . . . SRM2264LCT10 . . . . .100ns (Max)
  SRM2264LCT12 . . . . .120ns (Max)
- Low supply current. . . . . Standby   :   0.5µA (Typ)
  Operation :   47mA (Typ) 100ns
  45mA (Typ) 120ns
- Completely static . . . . No clock required
- Single power supply. 5V ± 10%
- TTL compatible inputs and outputs
- Three-state output with wired-OR capability
- Non-volatile storage with back-up batteries
- Package. . . . . SRM2264LCT10/12 . . . . 28-pin DIP (plastic)
  SRM2264LMT10/12 . . . . 28-pin SOP (plastic)

SRM2264LCT10/12

■ **BLOCK DIAGRAM**

S-MOS Systems, Inc. • 150 River Oaks Parkway • San Jose, CA 95134 • Tel: (408) 922-0200 • Fax: (408) 922-0238 000-97-MEM-1.0

■ PIN CONFIGURATION

```
        NC  ☐  1        28  ☐  VDD
       A12  ☐  2        27  ☐  WE
        A7  ☐  3        26  ☐  CS2
        A6  ☐  4   S    25  ☐  A8
        A5  ☐  5   R    24  ☐  A9
        A4  ☐  6   M    23  ☐  A11
        A3  ☐  7   2    22  ☐  OE
        A2  ☐  8   2    21  ☐  A10
        A1  ☐  9   6    20  ☐  CS1
        A0  ☐  10  4    19  ☐  I/O8
      I/O1  ☐  11  L    18  ☐  I/O7
      I/O2  ☐  12  C    17  ☐  I/O6
      I/O3  ☐  13  T    16  ☐  I/O5
       VSS  ☐  14       15  ☐  I/O4
```

■ PIN DESCRIPTION

A0 to A12	Address Input
$\overline{WE}$	Write Enable
$\overline{OE}$	Output Enable
$\overline{CS1}$, CS2	Chip Select
I/O1 to 8	Data Input/Output
VDD	Power Supply (+5V)
VSS	Logic Power Supply (0V)
NC	No Connection

■ ABSOLUTE MAXIMUM RATINGS

(Vss = 0V)

Parameter	Symbol	Ratings	Unit
Supply voltage	VDD	−0.5 to 7.0	V
Input voltage*	VI	−0.5 to 7.0	V
Input/output voltage*	VI/O	−0.5 to VDD + 0.3	V
Power dissipation	PD	1.0	W
Operating temperature	TOPR	−40 to 85	°C
Storage temperature	TSTG	−65 to 150	°C
Soldering temperature and time	TSOL	260°C, 10s (at lead)	—

*VI, VI/O (Min) = −3.0V (Pulse width is 50ns)

■ RECOMMENDED DC OPERATING CONDITIONS

(Vss = 0V, Ta = −40 to 85°C)

Parameter	Symbol	Min	Typ	Max	Unit
Supply voltage	VDD	4.5	5.0	5.5	V
	VSS	0	0	0	V
Input voltage	VIH	2.2	3.5	VDD + 0.3	V
	VIL	−0.3*	0	0.8	V

* If pulse width is less than 50ns, it is −1.0V

■ **ELECTRICAL CHARACTERISTICS**

● **DC Electrical Characteristics**

(V_{DD} = 5V ± 10%, V_{SS} = 0V, T_a = −40 to 85°C)

Parameter	Symbol	Conditions	SRM2264LCT10			SRM2264LCT12			Unit
			Min	Typ*	Max	Min	Typ*	Max	
Input leakage current	I_{LI}	V_I = 0 to V_{DD}	−1	—	1	−1	—	1	μA
Standby supply current	I_{DDS}	$\overline{CS1}$ = V_{IH} or CS2 = V_{IL}	—	0.5	1.0	—	0.5	1.0	mA
	I_{DDS1}	$\overline{CS1}$ = CS2 ≥ V_{DD} − 0.2V or CS2 ≤ 0.2V	—	0.5	30	—	0.5	30	μA
Average operating current	I_{DDA}	V_I = V_{IL}, V_{IH} $I_{I/O}$ = 0mA, t_{CYC} = Min	—	47	82	—	45	80	mA
Operating supply current	I_{DDO}	V_I = V_{IL}, V_{IH} $I_{I/O}$ = 0mA	—	35	60	—	35	60	mA
Output leakage	I_{LO}	$\overline{CS1}$ = V_{IH} or CS2 = V_{IL} or $\overline{WE}$ = V_{IL} or $\overline{OE}$ = V_{IH}, $V_{I/O}$ = 0 to V_{DD}	−1	—	1	−1	—	1	μA
High level output voltage	V_{OH}	I_{OH} = −1.0mA	2.4	V_{DD} − 0.1	—	2.4	V_{DD} − 0.1	—	V
Low level output voltage	V_{OL}	I_{OL} = 4.0mA	—	0.2	0.4	—	0.2	0.4	V

* Typical values are measured at T_a = 25°C and V_{DD} = 5.0V

● **Terminal Capacitance**

(f = 1MHz, T_a = 25°C)

Parameter	Symbol	Conditions	Min	Typ	Max	Unit
Address capacitance	C_{ADD}	V_{ADD} = 0V	—	3	5	pF
Input capacitance	C_I	V_I = 0V	—	5	6	pF
I/O capacitance	$C_{I/O}$	$V_{I/O}$ = 0V	—	6	7	pF

● **AC Electrical Characteristics**

○ **Read Cycle**

(VDD = 5V ± 10%, VSS = 0V, Ta = −40 to 85°C)

Parameter	Symbol	Conditions	SRM2264LCT10		SRM2264LCT12		Unit
			Min	Max	Min	Max	
Read cycle time	tRC	*1	100	—	120	—	ns
Address access time	tACC		—	100	—	120	ns
$\overline{CS1}$ access time	tACS1		—	100	—	120	ns
CS2 access time	tACS2		—	100	—	120	ns
$\overline{OE}$ access time	tOE		—	50	—	60	ns
$\overline{CS1}$ output set time	tCLZ1	*2	10	—	10	—	ns
$\overline{CS1}$ output floating time	tCLZ1		—	35	—	40	ns
CS2 output set time	tCLZ2		10	—	10	—	ns
CS2 output floating time	tCLZ2		—	35	—	40	ns
$\overline{OE}$ output set time	tOLZ		5	—	5	—	ns
$\overline{OE}$ output floating time	tOLZ		—	35	—	40	ns
Output hold time	tOH	*1	10	—	10	—	ns

○ **Write Cycle**

(VDD = 5V ± 10%, VSS = 0V, Ta = −40 to 85°C)

Parameter	Symbol	Conditions	SRM2264LCT10		SRM2264LCT12		Unit
			Min	Max	Min	Max	
Write cycle time	tWC	*1	100	—	120	—	ns
Chip select time 1	tCW1		80	—	85	—	ns
Chip select time 2	tCW2		80	—	85	—	ns
Address enable time	tAW		80	—	85	—	ns
Address setup time	tAS		0	—	0	—	ns
Write pulse width	tWP		60	—	70	—	ns
Address hold time	tWR		0	—	0	—	ns
Input data setup time	tDW		50	—	50	—	ns
Input data hold time	tDH		0	—	0	—	ns
$\overline{WE}$ output floating	tWHZ	*3	—	35	—	40	ns
$\overline{WE}$ output setup time	tOW		5	—	5	—	ns

*1 Read/Write Cycle Test Conditions

1. Input pulse level: 0.8V to 2.4V
2. $t_r = t_f = 10ns$
3. Input and output timing reference levels: 1.5V
4. Output load $I_{TTL} + C_L = 100pF$

---

*2 Read Cycle Test Conditions

1. Input pulse level: 0.8V to 2.4V
2. $t_r = t_f = 10ns$
3. Test Circuit

Test: t_{CHZ1}, t_{CHZ2}, t_{OHZ}
Both SW1 and SW2 are closed.

Test: t_{CLZ1}, t_{CLZ2}, t_{OLZ} Hi-Z→"H"
SW1 is open, SW2 is closed.

Test: t_{CLZ1}, t_{CLZ2}, t_{OLZ} Hi-Z→"L"
SW1 is closed, SW2 is open.

Output turn-on turn-off times

---

*3 Write Cycle Test Conditions

1. Input pulse level: 0.8V to 2.2V
2. $t_r = t_f = 10ns$
3. Test Circuit

Test: t_{OW}, t_{WHZ} Hi-Z→"H" and "H"→Hi-Z
SW is V_{DD} side

Test: t_{OW}, t_{WHZ} Hi-Z→"L" and "L"→Hi-Z
SW is V_{SS} side

Output turn-on turn-off times

● **Timing Charts**

○ **Read Cycle*1**

Note: *1. During the read cycle, $\overline{\text{WE}}$ must be "H".

○ **Write Cycle (1) ($\overline{\text{CS1}}$ Control)*2**

Note: *2. During write cycle (1) and (2), the Output Buffer is in high impedance regardless of the $\overline{\text{OE}}$ level.

o **Write Cycle (2) (CS2 Control)*2**

Note: *2. During write cycle (1) and (2), the output buffer is in high impedance regardless of the $\overline{OE}$ level.

o **Write Cycle (3) ($\overline{WE}$ Control)*3**

Note: *3. During write cycle (3), the output buffer is in high impedance if the $\overline{OE}$ level is "H".

■ **DATA RETENTION CHARACTERISTIC WITH LOW VOLTAGE POWER SUPPLY**

(Ta = 0 to 70°C)

Parameter	Symbol	Conditions	Min	Typ	Max	Unit
Data retention supply voltage	V_{DDR}		2.0	—	5.5	V
Data retention current	I_{DDR}	$V_{DD} = 3V$ $\overline{CS1} = CS2 \geq V_{DD} - 0.2V$ or $CS2 \leq 0.2V$	—	—	10	μA
Chip select data hold time	t_{CDR}		0	—	—	ns
Operation recovery time	t_R		t_{RC}*	—	—	ns

* t_{RC} = Read Cycle time

● **Data Retention Timing ($\overline{CS1}$ Control)**

● **Data Retention Timing (CS2 Control)**

■ **FUNCTIONS**

● **Truth Table**

$\overline{CS1}$	CS2	$\overline{OE}$	$\overline{WE}$	A0 to A12	Data I/O	Mode	IDD
H	X	—	—	—	Hi-Z	Unselected	IDDS, IDDS1
—	L	—	—	—	Hi-Z	Unselected	IDDS, IDDS1
L	H	X	L	Stable	Input data	Write	IDDO
L	H	L	H	Stable	Output data	Read	IDDO
L	H	H	H	Stable	Hi-Z	Output disable	IDDO

X: "H" or "L"
—: "H", "L", or "Hi-Z"

● **Read Data**

A read cycle begins with stable address data at the address port (A0 to A12), $\overline{CS1}$ = "L", CS2 = "H", and $\overline{OE}$ = "L". Valid data is available at the data port (I/O1 to I/O8) within 100 or 120ns depending on the device.

● **Write Data**

There are four ways of writing data into memory (see "Timing Charts", above):

1. Write Cycle (1) — $\overline{CS1}$ control — Write is accomplished by an active $\overline{CS1}$ pulse.
2. Write Cycle (2) — CS2 control — Write is accomplished by an active CS2 pulse.
3. Write Cycle (3) — $\overline{WE}$ control — Write is accomplished by an active $\overline{WE}$ pulse.
4. This method is a combination of the previous write cycles. Beginning with a stable address and all control signals in their non-active states ($\overline{WE}$ = "H", $\overline{CS1}$ = "H" and CS2 = "L"), pulse all three control signals.

The trailing edge of any of the write control signal pulses ($\overline{WE}$, $\overline{CS1}$, CS2) causes data on the data I/O pins to be latched into memory. Data bus contention is avoided since bringing $\overline{CS1}$ and CS2 to their inactive states places the Data I/O pins in a high-impedance state.

● **Standby Mode**

When $\overline{CS1}$ and CS2 are in their inactive states, ($\overline{CS1}$ = "H", CS2 = "L"), the SRM2264LCT10/12 is in standby mode. The only operation performed in standby mode is data retention. The data I/O pins are in a high impedance state. All other inputs can be either "H" or "L". This mode is maintained as long as the CS2 level is less than 0.2V and the $\overline{CS1}$ level is greater than VDD – 0.2V. In this condition, the only current flow in the chip is caused by high-resistance paths in memory.

■ **PACKAGE DIMENSIONS**

C28   **28-pin DIP**

Unit: Inches (mm)

1.472Max
(37.4Max)

1.445 ± 0.004
(36.7 ± 0.1)

28   15

0.528 ± 0.004
(13.4 ± 0.1)

1   14

0.059
(1.5)

0.024 ± 0.004
(0.6 ± 0.1)

0.181 ± 0.004
(4.6 ± 0.1)

0.600
(15.24)

$0.010 \pm {}^{0.0012}_{0.0004}$
$(0.25 \pm {}^{0.03}_{0.01})$

0.600~0.655
(15.24~16.64)

0.130 ± 0.002
(3.3 ± 0.05)

0.100 ± 0.010
(2.54 ± 0.25)

0.018 ± 0.004
(0.46 ± 0.1)

M28-2   **28-pin SOP**

Unit: Inches (mm)

0.713 Max
(18.1 Max)

0.701 ± 0.004
(17.8 ± 0.1)

28   15

0.331 ± 0.004
(8.4 ± 0.1)

0.465 ± 0.012
(11.8 ± 0.3)

1   14

0.098 ± 0.006
(2.5 ± 0.15)

0.006 ± 0.002
(0.15 ± 0.05)

0.370
(9.4)

0.106
(2.7)

0.008
(0.2)

0.050
(1.27)

0.016 ± 0.004
(0.4 ± 0.1)

0.039
(1.0)

■ **CHARACTERISTIC CURVES**

Normalized I_{DDA}—T_a

V_{DD} = 5.5V
T_{cyc} = Min

Normalized I_{DDA}—t_{cycle}

V_{DD} = 5.5V
Ta = 25°C

(ns)

Normalized I_{DDA}—V_{DD}

Ta = 25°C
T_{cyc} = Min

(V)

Normalized I_{DDS1}—Ta

V_{DD} = 5.5V
$\overline{CS}$ = V_{DD} – 0.2V

(°C)

Normalized I_{DDS1}—V_{DD}

Ta = 25°C
$\overline{CS}$ = V_{DD} – 0.2V

(V)

I_{OH}—V_{OH}

(mA)

V_{DD} = 4.5V
Ta = 25°C

(V)

Normalized t_{ACC}·t_{ACS}—Ta

V_{DD} = 4.5V
C_L = 100pF

(°C)

Normalized t_{ACC}·t_{ACS}—V_{DD}

Ta = 25°C
C_L = 100pF

(V)

I_{OL}—V_{OL}

(mA)

V_{DD} = 4.5V
Ta = 25°C

(V)