

512K × 36/1M × 18 Pipelined SRAM with NoBL™ Architecture

Features

- · Zero Bus Latency, no dead cycles between Write and Read cycles
- Fast clock speed: 200, 167, 150, and 133 MHz
- Fast access time: 3.0, 3.4, 3.8, and 4.2 ns
- · Internally synchronized registered outputs eliminate the need to control OE
- Single 3.3V –5% and +10% power supply V_{DD}
- Separate V_{DDQ} for 3.3V or 2.5V I/O
- Single WE (Read/Write) control pin
- Positive clock-edge triggered address, data, and control signal registers for fully pipelined applications
- Interleaved or linear four-word burst capability
- Individual byte Write (BWSa-BWSd) control (may be
- CEN pin to enable clock and suspend operations
- Three chip enables for simple depth expansion
- JTAG boundary scan (BGA package only)
- Available in 119-ball bump BGA and 100-pin TQFP packages
- Automatic power down available using ZZ mode or CE deselect

Functional Description

The CY7C1370B and CY7C1372B SRAMs are designed to eliminate dead cycles when transitions from Read to Write or vice versa. These SRAMs are optimized for 100 percent bus utilization and achieve Zero Bus Latency. They integrate 524,288 x 36 and 1,048,576 x 18 SRAM cells, respectively, with advanced synchronous peripheral circuitry and a 2-bit counter for internal burst operation. The Synchronous Burst SRAM family employs high-speed, low-power CMOS designs using advanced single-layer polysilicon, three-layer metal technology. Each memory cell consists of six transistors.

All synchronous inputs are gated by registers controlled by a positive-edge-triggered Clock input (CLK). The synchronous inputs include all addresses, all data inputs, depth-expansion Chip Enables (\overline{CE}_1 , \overline{CE}_2 , and \overline{CE}_3), cycle start input ($\overline{ADV/LD}$), Clock enable (CEN), byte Write Enables (BWSa, BWSb, BWSc, and BWSd), and Read-Write Control (WE). BWSc and BWSd apply to CY7C1370B only.

Address and control signals are applied to the SRAM during one clock cycle, and two cycles later, its associated data occurs, either Read or Write.


Clock enable (CEN) pin allows operation of the CY7C1370B/CY7C1372B to be suspended as long as necessary. All synchronous inputs are ignored when CEN is HIGH and the internal device registers will hold their previous

There are three chip enable pins $(\overline{CE}_1, CE_2, \overline{CE}_3)$ that allow the user to deselect the device when desired. If any one of these three are not active when ADV/LD is LOW, no new memory operation can be initiated and any burst cycle in progress is stopped. However, any pending data transfers (Read or Write) will be completed. The data bus will be in high-impedance state two cycles after the chip is deselected or a Write cycle is initiated.

The CY7C1370B and CY7C1372B have an on-chip two-bit burst counter. In the burst mode, the CY7C1370B and CY7C1372B provide four cycles of data for a single address presented to the SRAM. The order of the burst sequence is defined by the MODE input pin. The MODE pin selects between linear and interleaved burst sequence. The ADV/LD signal is used to load a new external address (ADV/LD = LOW) or increment the internal burst counter (ADV/ \overline{LD} = HIGH)

Output enable (OE) and burst sequence select (MODE) are the asynchronous signals. OE can be used to disable the outputs at any given time. ZZ may be tied to LOW if it is not used

Four pins are used to implement JTAG test capabilities. The JTAG circuitry is used to serially shift data to and from the device. JTAG inputs use LVTTL/LVCMOS levels to shift data during this testing mode of operation.






Selection Guide

		200 MHz	167MHz	150 MHz	133 MHz	Unit
Maximum Access Time	3.0	3.4	3.8	4.2	ns	
Maximum Operating Current	Commercial	315	285	265	245	mA
Maximum CMOS Standby Current		20	20	20	20	mA

Pin Configurations





Pin Configurations (continued)

119-ball Bump BGA

CY7C1370B (512K × 36) - 7 × 17 BGA

	1	2	3	4	5	6	7
Α	V_{DDQ}	Α	Α	Α	Α	Α	V_{DDQ}
В	NC	CE ₂	Α	ADV/LD	Α	CE ₃	NC
С	NC	Α	Α	V_{DD}	Α	Α	NC
D	DQc	DPc	V _{SS}	NC	V _{SS}	DPb	DQb
Е	DQc	DQc	V _{SS}	CE ₁	V _{SS}	DQb	DQb
F	V_{DDQ}	DQc	V _{SS}	OE	V _{SS}	DQb	V_{DDQ}
G	DQc	DQc	BWSc	Α	BWSb	DQb	DQb
Н	DQc	DQc	V_{SS}	WE	V_{SS}	DQ_b	DQb
J	V_{DDQ}	V_{DD}	NC	V_{DD}	NC	V_{DD}	V_{DDQ}
K	DQd	DQd	V_{SS}	CLK	V_{SS}	DQa	DQa
L	DQd	DQd	BWSd	NC	BWSa	DQa	DQa
M	V_{DDQ}	DQd	V_{SS}	CEN	V_{SS}	DQa	V_{DDQ}
N	DQd	DQd	V _{SS}	A1	V_{SS}	DQa	DQa
Р	DQd	DPd	V_{SS}	A0	V_{SS}	DPa	DQa
R	NC	Α	MODE	V_{DD}	NC	Α	NC
Т	NC	64M	Α	Α	Α	32M	ZZ
U	V_{DDQ}	TMS	TDI	TCK	TDO	NC	V_{DDQ}

CY7C1372B (1M × 18) - 7 × 17 BGA

	1	2	3	4	5	6	7
Α	V_{DDQ}	Α	Α	Α	Α	Α	V_{DDQ}
В	NC	CE ₂	Α	ADV/LD	Α	CE ₃	NC
С	NC	Α	Α	V_{DD}	Α	Α	NC
D	DQb	NC	V_{SS}	NC	V_{SS}	DPa	NC
Е	NC	DQb	V _{SS}	CE ₁	V _{SS}	NC	DQa
F	V_{DDQ}	NC	V _{SS}	OE	V_{SS}	DQa	V_{DDQ}
G	NC	DQb	BWSb	Α	V_{SS}	NC	DQa
Н	DQb	NC	V_{SS}	WE	V_{SS}	DQa	NC
J	V_{DDQ}	V_{DD}	NC	V_{DD}	NC	V_{DD}	V_{DDQ}
K	NC	DQb	V_{SS}	CLK	V_{SS}	NC	DQa
L	DQb	NC	V_{SS}	NC	BWSa	DQa	NC
M	V_{DDQ}	DQb	V _{SS}	CEN	V_{SS}	NC	V_{DDQ}
N	DQb	NC	V _{SS}	A1	V_{SS}	DQa	NC
Р	NC	DPb	V _{SS}	A0	V_{SS}	NC	DQa
R	NC	Α	MODE	V_{DD}	NC	Α	NC
Т	64M	Α	Α	32M	Α	Α	ZZ
U	V_{DDQ}	TMS	TDI	TCK	TDO	NC	V_{DDQ}



Pin Configurations (continued)

165-ball Bump FBGA

CY7C1370B (512K × 36) - 11 × 15 FBGA

	1	2	3	4	5	6	7	8	9	10	11
Α	NC	Α	Œ ₁	BWSc	BWSb	CE ₃	CEN	ADV/LD	Α	Α	NC
В	NC	Α	CE ₂	BWSd	BWSa	CLK	WE	OE	Α	Α	128M
С	DPc	NC	V_{DDQ}	V_{SS}	V_{SS}	V_{SS}	V_{SS}	V_{SS}	V_{DDQ}	NC	DPb
D	DQc	DQc	V_{DDQ}	V_{DD}	V_{SS}	V_{SS}	V_{SS}	V_{DD}	V_{DDQ}	DQb	DQb
Е	DQc	DQc	V_{DDQ}	V_{DD}	V_{SS}	V_{SS}	V_{SS}	V_{DD}	V_{DDQ}	DQb	DQb
F	DQc	DQc	V_{DDQ}	V_{DD}	V_{SS}	V _{SS}	V_{SS}	V_{DD}	V_{DDQ}	DQb	DQb
G	DQc	DQc	V_{DDQ}	V_{DD}	V_{SS}	V_{SS}	V_{SS}	V_{DD}	V_{DDQ}	DQb	DQb
Н	NC	V_{DD}	NC	V_{DD}	V_{SS}	V_{SS}	V_{SS}	V_{DD}	NC	NC	ZZ
J	DQd	DQd	V_{DDQ}	V_{DD}	V_{SS}	V_{SS}	V_{SS}	V_{DD}	V_{DDQ}	DQa	DQa
K	DQd	DQd	V_{DDQ}	V_{DD}	V_{SS}	V_{SS}	V_{SS}	V_{DD}	V_{DDQ}	DQa	DQa
L	DQd	DQd	V_{DDQ}	V_{DD}	V_{SS}	V_{SS}	V_{SS}	V_{DD}	V_{DDQ}	DQa	DQa
M	DQd	DQd	V_{DDQ}	V_{DD}	V_{SS}	V_{SS}	V_{SS}	V_{DD}	V_{DDQ}	DQa	DQa
N	DPd	NC	V_{DDQ}	V _{SS}	NC	NC	NC	V _{SS}	V_{DDQ}	NC	DPa
Р	NC	64M	Α	Α	TDI	A1	TDO	Α	Α	Α	NC
R	MODE	32M	Α	Α	TMS	A0	TCK	Α	Α	Α	Α

CY7C1372B (1M × 18) - 11 × 15 FBGA

	1	2	3	4	5	6	7	8	9	10	11
Α	NC	Α	CE ₁	BWSb	NC	CE ₃	CEN	ADV/LD	Α	Α	Α
В	NC	Α	CE ₂	NC	BWSa	CLK	WE	ŌĒ	Α	Α	128M
С	NC	NC	V_{DDQ}	V_{SS}	V_{SS}	V_{SS}	V_{SS}	V_{SS}	V_{DDQ}	NC	DPa
D	NC	DQb	V_{DDQ}	V_{DD}	V_{SS}	V _{SS}	V _{SS}	V_{DD}	V_{DDQ}	NC	DQa
E	NC	DQb	V_{DDQ}	V_{DD}	V_{SS}	V_{SS}	V_{SS}	V_{DD}	V_{DDQ}	NC	DQa
F	NC	DQb	V_{DDQ}	V_{DD}	V_{SS}	V_{SS}	V_{SS}	V_{DD}	V_{DDQ}	NC	DQa
G	NC	DQb	V_{DDQ}	V_{DD}	V_{SS}	V_{SS}	V_{SS}	V_{DD}	V_{DDQ}	NC	DQa
Н	NC	V_{DD}	NC	V_{DD}	V_{SS}	V_{SS}	V_{SS}	V_{DD}	NC	NC	ZZ
J	DQb	NC	V_{DDQ}	V_{DD}	V_{SS}	V_{SS}	V_{SS}	V_{DD}	V_{DDQ}	DQa	NC
K	DQb	NC	V_{DDQ}	V_{DD}	V_{SS}	V_{SS}	V_{SS}	V_{DD}	V_{DDQ}	DQa	NC
L	DQb	NC	V_{DDQ}	V_{DD}	V_{SS}	V_{SS}	V_{SS}	V_{DD}	V_{DDQ}	DQa	NC
M	DQb	NC	V_{DDQ}	V_{DD}	V _{SS}	V _{SS}	V _{SS}	V_{DD}	V_{DDQ}	DQa	NC
N	DPb	NC	V_{DDQ}	V_{SS}	NC	NC	NC	V_{SS}	V_{DDQ}	NC	NC
Р	NC	64M	Α	Α	TDI	A1	TDO	А	Α	Α	NC
R	MODE	32M	Α	Α	TMS	A0	TCK	А	Α	Α	Α



Pin Definitions

Name	I/O Type	Description
A0 A1 A	Input- Synchronous	Address inputs used to select one of the 524,288/1,048576 address locations. Sampled at the rising edge of the CLK.
BWSa BWSb BWSc BWSd	Input- Synchronous	Byte Write Select inputs, active LOW. Qualified with WE to conduct writes to the SRAM. Sampled on the rising edge of CLK. BWSa controls DQa and DPa, BWSb controls DQb and DPb, BWSc controls DQc and DPc, BWSd controls DQd and DPd.
WE	Input- Synchronous	Write enable input, active LOW. Sampled on the rising edge of CLK if CEN is active LOW. This signal must be asserted LOW to initiate a Write sequence.
ADV/LD	Input- Synchronous	Advance/Load input used to advance the on-chip address counter or load a new address. When HIGH (and CEN is asserted LOW) the internal burst counter is advanced. When LOW, a new address can be loaded into the device for an access. After being deselected, ADV/LD should be driven LOW in order to load a new address.
CLK	Input-Clock	Clock input. Used to capture all synchronous inputs to the device. CLK is qualified with CEN. CLK is only recognized if CEN is active LOW.
CE ₁	Input- Synchronous	Chip enable 1 input, active LOW. Sampled on the rising edge of CLK. Used in conjunction with CE_2 and \overline{CE}_3 to select/deselect the device.
CE ₂	Input- Synchronous	Chip enable 2 input, active HIGH. Sampled on the rising edge of CLK. Used in conjunction with CE_1 and \overline{CE}_3 to select/deselect the device.
CE ₃	Input- Synchronous	Chip enable 3 input, active LOW . Sampled on the rising edge of CLK. Used in conjunction with CE ₁ and CE ₂ to select/deselect the device.
ŌĒ	Input- Asynchronous	Output enable, active LOW. Combined with the synchronous logic block inside the device to control the direction of the I/O pins. When LOW, the I/O pins are allowed to behave as outputs. When deasserted HIGH, I/O pins are three-stated, and act as input data pins. OE is masked during the data portion of a Write sequence, during the first clock when emerging from a deselected state and when the device has been deselected.
CEN	Input- Synchronous	Clock enable input, active LOW. When asserted LOW the clock signal is recognized by the SRAM. When deasserted HIGH the clock signal is masked. Since deasserting CEN does not deselect the device, CEN can be used to extend the previous cycle when required.
DQa DQb DQc DQd	I/O- Synchronous	Bidirectional Data I/O lines . As inputs, they feed into an on-chip data register that is triggered by the rising edge of CLK. As outputs, they deliver the data contained in the memory location specified by A_X during the previous clock rise of the Read cycle. The direction of the pins is controlled by \overline{OE} and the internal control logic. When \overline{OE} is asserted LOW, the pins can behave as outputs. When HIGH, DQa–DQd are placed in a three-state condition. The outputs are automatically three-stated during the data portion of a Write sequence, during the first clock when emerging from a deselected state, and when the device is deselected, regardless of the state of \overline{OE} .DQ a, b, c and d are eight-bits wide.
DPa DPb DPc DPd	I/O- Synchronous	Bidirectional Data Parity I/O lines . Functionally, these signals are identical to DQ[31:0]. During Write sequences, DPa is controlled by BWSa, DPb is controlled by BWSb, DPc is controlled by BWSc, and DPd is controlled by BWSd.DP a, b, c and d are one-bit wide
ZZ	Input- Asynchronous	ZZ "sleep" input. This active HIGH input places the device in a non-time critical "sleep" condition with data integrity preserved.
MODE	Input Pin	Mode input . Selects the burst order of the device. Tied HIGH selects the interleaved burst order. Pulled LOW selects the linear burst order. MODE should not change states during operation. When left floating MODE will default HIGH, to an interleaved burst order.
V_{DD}	Power Supply	Power supply inputs to the core of the device.
V_{DDQ}	I/O Power Supply	Power supply for the I/O circuitry.
TDO	JTAG serial output Synchronous	Serial data-out to the JTAG circuit. Delivers data on the negative edge of TCK (BGA only).



Pin Definitions

Name	I/O Type	Description
TDI	JTAG serial input Synchronous	Serial data-In to the JTAG circuit. Sampled on the rising edge of TCK.(BGA Only)
TMS	Test Mode Select Synchronous	This pin controls the Test Access Port (TAP) state machine. Sampled on the rising edge of TCK (BGA only).
TCK	JTAG serial clock	Serial clock to the JTAG circuit (BGA only).
32M 64M 128M	_	No connects. Reserved for address expansion. Pins are not internally connected.
V _{SS}	Ground	Ground for the device. Should be connected to ground of the system.
NC	_	No connects. Pins are not internally connected.
DNU	_	Do not use pins.



Introduction

Functional Overview

The CY7C1370B/CY7C1372B are synchronous-pipelined Burst NoBL SRAMs designed specifically to eliminate wait states during Write/Read transitions. All synchronous inputs pass through input registers controlled by the rising edge of the clock. The clock signal is qualified with the $\overline{\text{CEN}}$ input signal. If $\overline{\text{CEN}}$ is HIGH, the clock signal is not recognized and all internal states are maintained. All synchronous operations are qualified with $\overline{\text{CEN}}$. All data outputs pass through output registers controlled by the rising edge of the clock. Maximum access delay from the clock rise (tCO) is 3.8 ns (150-MHz device).

Accesses can be initiated by asserting all three Chip Enables $(\overline{CE}_1, CE_2, \overline{CE}_3)$ active at the rising edge of the clock. If the CEN is active LOW and ADV/LD is asserted LOW, the address presented to the device will be latched. The access can either be a Read or Write operation, depending on the status of the Write enable (WE). $\overline{BWS}_{[d:a]}$ can be used to conduct byte Write operations.

Write operations are qualified by the Write enable ($\overline{\text{WE}}$). All writes are simplified with on-chip synchronous self-timed write circuitry.

Three synchronous \overline{CE}_1 , CE_2 , \overline{CE}_3 and an asynchronous \overline{OE} simplify depth expansion. All operations (Reads, Writes, and Deselects) are pipelined. ADV/ \overline{LD} should be driven LOW once the device has been deselected in order to load a new address for the next operation.

Single Read Accesses

A Read access is initiated when the following conditions are satisfied at clock rise: (1) \overline{CEN} is asserted LOW, (2) \overline{CE}_1 , \overline{CE}_2 , and CE₃ are ALL asserted active, (3) the Write enable input signal WE is deasserted HIGH, and (4) ADV/LD is asserted LOW. The address presented to the address inputs is latched into the Address Register and presented to the memory core and control logic. The control logic determines that a Read access is in progress and allows the requested data to propagate to the input of the output register. At the rising edge of the next clock the requested data is allowed to propagate through the output register and onto the data bus within 3.8 ns (150-MHz device) provided OE is active LOW. After the first clock of the Read access the output buffers are controlled by OE and the internal control logic. OE must be driven LOW in order for the device to drive out the requested data. During the second clock, a subsequent operation (Read/Write/Deselect) can be initiated. Deselecting the device is also pipelined. Therefore, when the SRAM is deselected at clock rise by one of the chip enable signals, its output will three-state following the next clock rise.

Burst Read Accesses

The CY7C1370B/CY7C1372B have on-chip burst counters that allow the user the ability to supply a single address and conduct up to four Reads without reasserting the address inputs. ADV/LD must be driven LOW in order to load a new address into the SRAM, as described in the Single Read Access section above. The sequence of the burst counter is determined by the MODE input signal. A LOW input on MODE selects a linear burst mode, a HIGH selects an interleaved burst sequence. Both burst counters use A0 and A1 in the

burst sequence, and will wrap-around when incremented sufficiently. A HIGH input on ADV/LD will increment the internal burst counter regardless of the state of chip enables inputs or WE. WE is latched at the beginning of a burst cycle. Therefore, the type of access (Read or Write) is maintained throughout the burst sequence.

Single Write Accesses

Write access are initiated when the following conditions are satisfied at clock rise: (1) $\overline{\text{CEN}}$ is asserted LOW, (2) $\overline{\text{CE}}_1$, $\overline{\text{CE}}_2$, and $\overline{\text{CE}}_3$ are ALL asserted active, and (3) the Write signal WE is asserted LOW. The address presented to A_x is loaded into the Address Register. The Write signals are latched into the Control Logic block.

On the subsequent clock rise the data lines are automatically three-stated regardless of the state of the $\overline{\text{OE}}$ input signal. This allows the external logic to present the data on DQ and DQP (DQ_{a,b,c,d}/DP_{a,b,c,d} for CY7C1370B and DQ_{a,b}/DP_{a,b} for CY7C1372B). In addition, the address for the subsequent access (Read/Write/Deselect) is latched into the Address Register (provided that the appropriate control signals are asserted).

On the next clock rise the data presented to DQ and DP $(DQ_{a,b,c,d}/DP_{a,b,c,d})$ for CY7C1370B and $DQ_{a,b}/DP_{a,b}$ for CY7C1372B) (or a subset for byte Write operations, see Write Cycle Description table for details) inputs is latched into the device and the Write is complete.

 $\overline{\text{BWS}}$ (BWS_{a,b,c,d} for CY7C1370B and BWS_{a,b} for CY7C1372B) signals. The CY7C1370B/CY7C1372B provides byte Write capability that is described in the Write Cycle Description table. Asserting the Write enable input (WE) with the selected Byte Write Select (BWS) input will selectively write to only the desired bytes. Bytes not selected during a byte Write operation will remain unaltered. A synchronous self-timed Write mechanism has been provided to simplify Write operations. Byte Write capability has been included in order to greatly simplify Read/Modify/Write sequences, which can be reduced to simple byte Write operations.

Because the CY7C1370B/CY7C1372B is a common I/O device, data should not be driven into the device while the outputs are active. The $\overline{\text{OE}}$ can be deasserted HIGH before presenting data to the DQ and DP (DQa,b,c,d/DPa,b,c,d for CY7C1370B and DQa,b/DPa,b for CY7C1372B) inputs. Doing so will three-state the output drivers. As a safety precaution, DQ and DP (DQa,b,c,d/DPa,b,c,d for CY7C1370B and DQa,b/DPa,b for CY7C1372B) are automatically three-stated during the data portion of a Write cycle, regardless of the state of $\overline{\text{OE}}$.

Burst Write Accesses

The CY7C1370B/CY7C1372B has an on-chip burst counter that allows the user the ability to supply a single address and conduct up to four Write operations without reasserting the address inputs. ADV/LD must be driven LOW in order to load the initial address, as described in the Single Write Access section above. When ADV/LD is driven HIGH on the subsequent clock rise, the chip enables ($\overline{\text{CE}}_1$, $\overline{\text{CE}}_2$, and $\overline{\text{CE}}_3$) and WE inputs are ignored and the burst counter is incremented. The correct $\overline{\text{BWS}}$ ($\overline{\text{BWS}}_{a,b,c,d}$ for CY7C1370B and $\overline{\text{BWS}}_{a,b}$ for CY7C1372B) inputs must be driven in each cycle of the burst Write in order to write the correct bytes of data.



Cycle Description Truth Table^[1, 2, 3, 4, 5, 6]

Operation	Address Used	CE	CEN	ADV/ LD/	WE	BWS _X	CLK	Comments
Deselected	External	1	0	L	Х	Х	L–H	I/Os three-state following next recognized clock.
Suspend	_	Х	1	Х	Х	Х	L–H	Clock ignored, all operations suspended.
Begin Read	External	0	0	0	1	Х	L–H	Address latched.
Begin Write	External	0	0	0	0	Valid	L–H	Address latched, data presented two valid clocks later.
Burst Read Operation	Internal	Х	0	1	Х	Х	L–H	Burst Read operation. Previous access was a Read operation. Addresses incremented internally in conjunction with the state of Mode.
Burst Write Operation	Internal	Х	0	1	Х	Valid	L–H	Burst Write operation. Previous access was a Write operation. Addresses incremented internally in conjunction with the state of MODE. Bytes written are determined by BWS _[d:a] .

Interleaved Burst Sequence

First Address	Second Address	Third Address	Fourth Address	
A[1:0]	A[1:0]	A[1:0]	A[1:0]	
00	01	10	11	
01	00	11	10	
10	11	00	01	
11	10	01	00	

Linear Burst Sequence

First Address	Second Address	Third Address	Fourth Address	
A[1:0]	A[1:0]	A[1:0]	A[1:0]	
00	01	10	11	
01	10	11	00	
10	11	00	01	
11	00	01	10	

- 1. $\underline{X} = \underline{\text{``Don't Care,''}} \ 1 = \text{Logic HIGH, 0} = \text{Logic LOW, } \overline{\text{CE}} \ \text{stands for ALL Chip Enables active.} \ \overline{\text{BWS}}_{X} = 0 \ \text{signifies at least one byte Write Select is active;}$ $\overline{\text{BWS}}_{X}$ = Valid signifies that the desired byte Write selects are asserted. See Write Cycle Description table for details.
- 2. Write is defined by $\overline{\text{WE}}$ and $\overline{\text{BWS}}_{X^*}$ See Write Cycle Description table for details.

- The DQ and DP pins are controlled by the current cycle and the OE signal.
 CEN = 1 inserts wait states.
 Device will power-up deselected and the I/Os in a three-state condition, regardless of OE.
 OE assumed LOW.



Sleep Mode

The ZZ input pin is an asynchronous input. Asserting ZZ places the SRAM in a power conservation "sleep" mode. Two clock cycles are required to enter into or exit from this "sleep" mode. While in this mode, data integrity is guaranteed. Accesses pending when entering the "sleep" mode are not

considered valid nor is the completion of the operation guaranteed. The device must be deselected prior to entering the "sleep" mode. $\overline{\text{CEs}}$, $\overline{\text{ADSP}}$, and $\overline{\text{ADSC}}$ must remain inactive for the duration of t_{ZZREC} after the ZZ input returns LOW

ZZ Mode Electrical Characteristics

Parameter	Description	Description Test Conditions		Max.	Unit
I _{DDZZ}	Sleep mode standby current	$ZZ \ge V_{DD} - 0.2V$		20	mA
t _{ZZS}	Device operation to ZZ	$ZZ \ge V_{DD} - 0.2V$		2t _{CYC}	ns
t _{ZZREC}	ZZ recovery time	ZZ <u><</u> 0.2V	2t _{CYC}		ns

Write Cycle Descriptions[1, 2]

Function (CY7C1370B)	WE	BWS _d	BWS _c	BWS _b	BWSa
Read	1	Х	Х	Х	Х
Write - No bytes written	0	1	1	1	1
Write Byte 0 - (DQa and DPa)	0	1	1	1	0
Write Byte 1 - (DQb and DPb)	0	1	1	0	1
Write Bytes 1, 0	0	1	1	0	0
Write Byte 2 - (DQc and DPc)	0	1	0	1	1
Write Bytes 2, 0	0	1	0	1	0
Write Bytes 2, 1	0	1	0	0	1
Write Bytes 2, 1, 0	0	1	0	0	0
Write Byte 3 - (DQd and DPd)	0	0	1	1	1
Write Bytes 3, 0	0	0	1	1	0
Write Bytes 3, 1	0	0	1	0	1
Write Bytes 3, 1, 0	0	0	1	0	0
Write Bytes 3, 2	0	0	0	1	1
Write Bytes 3, 2, 0	0	0	0	1	0
Write Bytes 3, 2, 1	0	0	0	0	1
Write All Bytes	0	0	0	0	0

Function (CY7C1372B)	WE	BWS _b	BWS _a
Read	1	х	х
Write - No Bytes Written	0	1	1
Write Byte 0 - (DQa and DPa)	0	1	0
Write Byte 1 - (DQb and DPb)	0	0	1
Write Both Bytes	0	0	0



IEEE 1149.1 Serial Boundary Scan (JTAG)

The CY7C1370B/CY7C1372B incorporates a serial boundary scan Test Access Port (TAP) in the BGA package only. The TQFP package does not offer this functionality. This port operates in accordance with IEEE Standard 1149.1–1900, but does not have the set of functions required for full 1149.1 compliance. These functions from the IEEE specification are excluded because their inclusion places an added delay in the critical speed path of the SRAM. Note that the TAP controller functions in a manner that does not conflict with the operation of other devices using fully 1149.1-compliant TAPs. The TAP operates using JEDEC standard 3.3V I/O logic levels.

Disabling the JTAG Feature

It is possible to operate the SRAM without using the JTAG feature. To disable the TAP controller, TCK must be tied LOW (V_{SS}) to prevent clocking of the device. TDI and TMS are internally pulled up and may be unconnected. They may alternately be connected to $\rm V_{DD}$ through a pull-up resistor. TDO should be left unconnected. Upon power-up, the device will come up in a reset state which will not interfere with the operation of the device.

Test Access Port - Test Clock

The test clock is used only with the TAP controller. All inputs are captured on the rising edge of TCK. All outputs are driven from the falling edge of TCK.

Test Mode Select

The TMS input is used to give commands to the TAP controller and is sampled on the rising edge of TCK. It is allowable to leave this pin unconnected if the TAP is not used. The pin is pulled up internally, resulting in a logic HIGH level.

Test Data-In (TDI)

The TDI pin is used to serially input information into the registers and can be connected to the input of any of the registers. The register between TDI and TDO is chosen by the instruction that is loaded into the TAP instruction register. For information on loading the instruction register, see the TAP Controller State Diagram. TDI is internally pulled up and can be unconnected if the TAP is unused in an application. TDI is connected to the most significant bit (MSB) on any register.

Test Data-Out (TDO)

The TDO output pin is used to serially clock data-out from the registers. The output is active depending upon the current state of the TAP state machine (see TAP Controller State Diagram). The output changes on the falling edge of TCK. TDO is connected to the least significant bit (LSB) of any register.

Performing a TAP Reset

A Reset is performed by forcing TMS HIGH (V_{DD}) for five rising edges of TCK. This RESET does not affect the operation of the SRAM and may be performed while the SRAM is operating. At power-up, the TAP is reset internally to ensure that TDO comes up in a High-Z state.

TAP Registers

Registers are connected between the TDI and TDO pins and allow data to be scanned into and out of the SRAM test

circuitry. Only one register can be selected at a time through the instruction registers. Data is serially loaded into the TDI pin on the rising edge of TCK. Data is output on the TDO pin on the falling edge of TCK.

Instruction Register

Three-bit instructions can be serially loaded into the instruction register. This register is loaded when it is placed between the TDI and TDO pins as shown in the TAP Controller Block Diagram. Upon power-up, the instruction register is loaded with the IDCODE instruction. It is also loaded with the IDCODE instruction if the controller is placed in a reset state as described in the previous section.

When the TAP controller is in the CaptureIR state, the two least significant bits are loaded with a binary "01" pattern to allow for fault isolation of the board level serial test path.

Bypass Register

To save time when serially shifting data through registers, it is sometimes advantageous to skip certain states. The bypass register is a single-bit register that can be placed between TDI and TDO pins. This allows data to be shifted through the SRAM with minimal delay. The bypass register is set LOW (VSS) when the BYPASS instruction is executed.

Boundary Scan Register

The boundary scan register is connected to all the I/O pins on the SRAM. Several no connect (NC) pins are also included in the scan register to reserve pins for higher density devices. The x36 configuration has a 70-bit-long register, and the x18 configuration has a 51-bit-long register.

The boundary scan register is loaded with the contents of the RAM I/O ring when the TAP controller is in the Capture-DR state and is then placed between the TDI and TDO pins when the controller is moved to the Shift-DR state. The EXTEST, SAMPLE/PRELOAD and SAMPLE Z instructions can be used to capture the contents of the I/O ring.

The Boundary Scan Order tables show the order in which the bits are connected. Each bit corresponds to one of the bumps on the SRAM package. The MSB of the register is connected to TDI, and the LSB is connected to TDO.

Identification (ID) Register

The ID register is loaded with a vendor-specific, 32-bit code during the Capture-DR state when the IDCODE command is loaded in the instruction register. The IDCODE is hardwired into the SRAM and can be shifted out when the TAP controller is in the Shift-DR state. The ID register has a vendor code and other information described in the Identification Register Definitions table.

TAP Instruction Set

Eight different instructions are possible with the three-bit instruction register. All combinations are listed in the Instruction Code table. Three of these instructions are listed as RESERVED and should not be used. The other five instructions are described in detail below.

The TAP controller used in this SRAM is not fully compliant with the 1149.1 convention because some of the mandatory 1149.1 instructions are not fully implemented. The TAP controller cannot be used to load address, data, or control signals into the SRAM and cannot preload the I/O buffers. The



SRAM does not implement the 1149.1 commands EXTEST or INTEST or the PRELOAD portion of SAMPLE/PRELOAD; rather it performs a capture of the I/O ring when these instructions are executed.

Instructions are loaded into the TAP controller during the Shift-IR state when the instruction register is placed between TDI and TDO. During this state, instructions are shifted through the instruction register through the TDI and TDO pins. To execute the instruction once it is shifted in, the TAP controller needs to be moved into the Update-IR state.

EXTEST

EXTEST is a mandatory 1149.1 instruction which is to be executed whenever the instruction register is loaded with all 0s. EXTEST is not implemented in the TAP controller, and therefore this device is not compliant with the 1149.1 standard.

The TAP controller does recognize an all-0 instruction. When an EXTEST instruction is loaded into the instruction register, the SRAM responds as if a SAMPLE/PRELOAD instruction has been loaded. There is one difference between the two instructions. Unlike the SAMPLE/PRELOAD instruction, EXTEST places the SRAM outputs in a High-Z state.

IDCODE

The IDCODE instruction causes a vendor-specific, 32-bit code to be loaded into the instruction register. It also places the instruction register between the TDI and TDO pins and allows the IDCODE to be shifted out of the device when the TAP controller enters the Shift-DR state. The IDCODE instruction is loaded into the instruction register upon power-up or whenever the TAP controller is given a test logic reset state.

SAMPLE Z

The SAMPLE Z instruction causes the boundary scan register to be connected between the TDI and TDO pins when the TAP controller is in a Shift-DR state. It also places all SRAM outputs into a High-Z state.

SAMPLE/PRELOAD

SAMPLE/PRELOAD is a 1149.1 mandatory instruction. The PRELOAD portion of this instruction is not implemented, so the TAP controller is not fully 1149.1-compliant.

When the SAMPLE/PRELOAD instructions are loaded into the instruction register and the TAP controller is in the Capture-DR state, a snapshot of data on the inputs and output pins is captured in the boundary scan register.

The user must be aware that the TAP controller clock can only operate at a frequency up to 10 MHz, while the SRAM clock operates more than an order of magnitude faster. Because there is a large difference in the clock frequencies, it is possible that during the Capture-DR state, an input or output will undergo a transition. The TAP may then try to capture a signal while in transition (metastable state). This will not harm the device, but there is no guarantee as to the value that will be captured. Repeatable results may not be possible.

To guarantee that the boundary scan register will capture the correct value of a signal, the SRAM signal must be stabilized long enough to meet the TAP controller's capture set-up plus hold times (t_{CS} and t_{CH}). The SRAM clock input might not be captured correctly if there is no way in a design to stop (or slow) the clock during a SAMPLE/PRELOAD instruction. If this is an issue, it is still possible to capture all other signals and simply ignore the value of the CK and CK# captured in the boundary scan register.

Once the data is captured, it is possible to shift out the data by putting the TAP into the Shift-DR state. This places the boundary scan register between the TDI and TDO pins.

Note that since the PRELOAD part of the command is not implemented, putting the TAP into the Update to the Update-DR state while performing a SAMPLE/PRELOAD instruction will have the same effect as the Pause-DR command.

Bypass


When the BYPASS instruction is loaded in the instruction register and the TAP is placed in a Shift-DR state, the bypass register is placed between the TDI and TDO pins. The advantage of the BYPASS instruction is that it shortens the boundary scan path when multiple devices are connected together on a board.

Reserved

These instructions are not implemented but are reserved for future use. Do not use these instructions.



TAP Controller State Diagram




Note:

7. The 0/1 next to each state represents the value at TMS at the rising edge of TCK.



TAP Controller Block Diagram



TAP Electrical Characteristics Over the Operating Range^[8, 9]

Parameter	Description	Test Conditions	Min.	Max.	Unit
V _{OH1}	Output HIGH Voltage	I _{OH} = -4.0 mA	2.4		V
V _{OH2}	Output HIGH Voltage	I _{OH} = -100 μA	V _{DD} – 0.2		V
V _{OL1}	Output LOW Voltage	I _{OL} = 8.0 mA		0.4	V
V _{OL2}	Output LOW Voltage	I _{OL} = 100 μA		0.2	V
V _{IH}	Input HIGH Voltage		1.7	V _{DD} + 0.3	V
V _{IL}	Input LOW Voltage		-0.5	0.7	V
I _X	Input Load Current	$GND \le V_I \le V_{DDQ}$	- 5	5	μА

Notes:

All Voltage referenced to Ground.
 Overshoot: V_{IH}(AC)≤V_{DD}+1.5V for t≤t_{TCYC}/2, Undershoot: V_{IL}(AC)≤0.5V for t≤t_{TCYC}/2, Power-up: V_{IH}<2.6V and V_{DD}<2.4V and V_{DDQ}<1.4V for t<200 ms.




TAP AC Switching Characteristics Over the Operating Range^[10, 11]

Parameter	Description	Min.	Max	Unit
t _{TCYC}	TCK Clock Cycle Time	100		ns
t _{TF}	TCK Clock Frequency		10	MHz
t _{TH}	TCK Clock HIGH	40		ns
t _{TL}	TCK Clock LOW	40		ns
Set-up Tim	es	•	•	•
t _{TMSS}	TMS Set-up to TCK Clock Rise	10		ns
t _{TDIS}	TDI Set-up to TCK Clock Rise	10		ns
t _{CS}	Capture Set-up to TCK Rise	10		ns
Hold Times		•	•	•
t _{TMSH}	TMS Hold after TCK Clock Rise	10		ns
t _{TDIH}	TDI Hold after Clock Rise	10		ns
t _{CH}	Capture Hold after clock rise	10		ns
Output Tim	es	•	•	•
t _{TDOV}	TCK Clock LOW to TDO Valid		20	ns
t _{TDOX}	TCK Clock LOW to TDO Invalid	0		ns

Notes:

- 10. t_{CS} and t_{CH} refer to the set-up and hold time requirements of latching data from the boundary scan register.
- 11. Test conditions are specified using the load in TAP AC test conditions. $t_R/t_F = 1$ ns.

TAP Timing and Test Conditions





Identification Register Definitions

Instruction Field	512K × 36	1M × 18	Description
Revision Number (31:28)	XXXX	xxxx	Reserved for version number.
Device Depth (27:23)	00111	01000	Defines depth of SRAM. 512K or 1M
Device Width (22:18)	00100	00011	Defines with of the SRAM. ×36 or ×18
Cypress Device ID (17:12)	xxxxx	xxxxx	Reserved for future use.
Cypress JEDEC ID (11:1)	00011100100	00011100100	Allows unique identification of SRAM vendor.

Scan Register sizes

Register Name	Bit Size (×18)	Bit Size (×36)
Instruction	3	3
Bypass	1	1
ID	32	32
Boundary Scan	51	70

Identification Codes

Instruction	Code	Description
EXTEST	000	Captures the I/O ring contents. Places the boundary scan register between the TDI and TDO. Forces all SRAM outputs to High-Z state. This instruction is not 1149.1-compliant.
IDCODE	001	Loads the ID register with the vendor ID code and places the register between TDI and TDO. This operation does not affect SRAM operation.
SAMPLE Z	010	Captures the I/O contents. Places the boundary scan register between TDI and TDO. Forces all SRAM output drivers to a High-Z state.
RESERVED	011	Do Not Use. This instruction is reserved for future use.
SAMPLE/PRELOAD	100	Captures the I/O ring contents. Places the boundary scan register between TDI and TDO. Does not affect the SRAM operation. This instruction does not implement 1149.1 preload function and is therefore not 1149.1-compliant.
RESERVED	101	Do Not Use. This instruction is reserved for future use.
RESERVED	110	Do Not Use. This instruction is reserved for future use.
BYPASS	111	Places the bypass register between TDI and TDO. This operation does not affect SRAM operation.



Boundary Scan Order (512K x 36)

Bit #	Signal Name	Bump ID	Bit #	Signal Name	Bump ID
1	Α	2R	36	CE3	6B
2	Α	3T	37	BWSa	5L
3	Α	4T	38	BWSb	5G
4	Α	5T	39	BWSc	3G
5	Α	6R	40	BWSd	3L
6	Α	3B	41	CE2	2B
7	Α	5B	42	CE1	4E
8	DPa	6P	43	Α	ЗА
9	DQa	7N	44	Α	2A
10	DQa	6M	45	DPc	2D
11	DQa	7L	46	DQc	1E
12	DQa	6K	47	DQc	2F
13	DQa	7P	48	DQc	1G
14	DQa	6N	49	DQc	1D
15	DQa	6L	50	DQc	1D
16	DQa	7K	51	DQc	2E
17	NC	7T	52	DQc	2G
18	DQb	6H	53	DQc	1H
19	DQb	7G	54	SN	5R
20	DQb	6F	55	DQd	2K
21	DQb	7E	56	DQd	1L
22	DQb	6D	57	DQd	2M
23	DQb	7H	58	DQd	1N
24	DQb	6G	59	DQd	2P
25	DQb	6E	60	DQd	1K
26	DPb	7D	61	DQd	2L
27	Α	6A	62	DQd	2N
28	Α	5A	63	DPd	1P
29	Α	4G	64	MODE	3R
30	Α	4A	65	Α	2C
31	ADV/LD	4B	66	А	3C
32	OE#	4F	67	Α	5C
33	CEN#	4M	68	Α	6C
34	WE#	4H	69	A1	4N
35	CLK	4K	70	A0	4P

Boundary Scan Order (1M x 18)

Bit #	Signal Name	Bump ID	Bit #	Signal Name	Bump ID
1	А	2R	36	DQb	2E
2	Α	2T	37	DQb	2G
3	Α	3T	38	DQb	1H
4	Α	5T	39	SN	5R
5	Α	6R	40	DQb	2K
6	А	3B	41	DQb	1L
7	А	5B	42	DQb	2M
8	DQa	7P	43	DQb	1N
9	DQa	6N	44	DPb	2P
10	DQa	6L	45	MODE	3R
11	DQa	7K	46	Α	2C
12	NC	7T	47	Α	3C
13	DQa	6H	48	Α	5C
14	DQa	7G	49	А	6C
15	DQa	6F	50	A1	4N
16	DQa	7E	51	A0	4P
17	DPa	6D			
18	Α	6T			
19	А	6A			
20	Α	5A			
21	Α	4G			
22	Α	4A			
23	ADV/LD	4B			
24	ŌĒ	4F			
25	CEN	4M			
26	WE	4H			
27	CLK	4K			
28	CE3	6B			
29	BWSa	5L			
30	BWSb	3G			
31	CE2	2B			
32	CE1	4E			
33	А	ЗА			
34	А	2A			
35	DQb	1D			



Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.) Storage Temperature-65°C to +150°C Ambient Temperature with Power Applied......–55°C to +125°C Supply Voltage on $\rm V_{DD}$ Relative to GND –0.5V to +4.6V DC Input Voltage^[13]......-0.5V to V_{DDQ} + 0.5V

Current into Outputs (LOW)	20 mA
Static Discharge Voltage(per MIL-STD-883, Method 3015)	>1500V
Latch-Up Current	. >200 mA

Operating Range

Range	Ambient Temperature ^[12]	V _{DD}	V _{DDQ}
Commercial	0°C to +70°C	3.3V	2.5V - 5%
Industrial	-40°C to +85°C	<i>–</i> 5% / +10%	3.3V + 10%

Electrical Characteristics Over the Operating Range^[14]

Parameter	Description	Test Condition	ons	Min.	Max.	Unit
V_{DD}	Power Supply Voltage			3.135	3.63	V
V_{DDQ}	I/O Supply Voltage			2.375	3.63	V
V _{OH}	Output HIGH Voltage	$V_{DD} = Min., I_{OH} = -1.0 \text{ mA}$	$V_{DDQ} = 2.5V$	2.0		V
		$V_{DD} = Min., I_{OH} = -4.0 \text{ mA}$	$V_{DDQ} = 3.3V$	2.4		V
V _{OL}	Output LOW Voltage	V _{DD} = Min., I _{OL} = 1.0 mA	$V_{DDQ} = 2.5V$		0.4	V
		V _{DD} = Min., I _{OL} = 8.0 mA	$V_{DDQ} = 3.3V$		0.4	V
V _{IH}	Input HIGH Voltage		V _{DDQ} = 3.3 V	2		V
			V _{DDQ} = 2.5V	1.7		V
V _{IL}	Input LOW Voltage		$V_{DDQ} = 3.3V$	-0.3	8.0	V
			V _{DDQ} = 2.5V	-0.3	0.7	V
I _X	Input Load Current	$GND \le V_I \le V_{DDQ}$	•		5	μΑ
	Input Current of MODE			-30	30	μΑ
	Input Current of ZZ	Input = V _{SS}		-30	30	μΑ
I _{OZ}	Output Leakage Current	$GND \le V_I \le V_{DDQ}$, Output Disable	d		5	μА
I _{DD}	V _{DD} Operating Supply	$V_{DD} = Max., I_{OUT} = 0 mA,$	5.0-ns cycle, 200 MHz		315	mA
		$f = f_{MAX} = 1/t_{CYC}$	6.0-ns cycle, 167 MHz		285	mA
			6.7-ns cycle, 150 MHz		265	mA
			7.5-ns cycle, 133 MHz		245	mA
I _{SB1}	Automatic CE	Max. V _{DD} , Device Deselected,	5.0-ns cycle, 200 MHz		140	mA
	Power-Down Current—TTL Inputs	$V_{IN} \ge V_{IH}$ or $V_{IN} \le V_{IL}$ $f = f_{MAX} = 1/t_{CYC}$	6.0-ns cycle, 167 MHz		120	mA
	Current—TTE inputs	I = I _{MAX} = I/t _{CYC}	6.7-ns cycle, 150 MHz		110	mA
			7.5-ns cycle, 133 MHz		105	mA
I _{SB2}	Automatic CE Power-Down Current—CMOS Inputs	Max. V_{DD} , Device Deselected, $V_{IN} \le 0.3V$ or $V_{IN} \ge V_{DDQ} - 0.3V$, f = 0	All speed grades		20	mA
I _{SB3}	Automatic CE	Max. V _{DD} , Device Deselected, V _{IN}	6.0-ns cycle, 200 MHz		110	mA
	Power-Down	$\leq 0.3 \text{V or V}_{\text{IN}} \geq \text{V}_{\text{DDQ}} - 0.3 \text{V, f} = 0$	6.0-ns cycle, 167 MHz		100	mA
	Current—CMOS Inputs		6.7-ns cycle, 150 MHz		90	mA
			7.5-ns cycle, 133 MHz		85	mA
I _{SB4}	Automatic CS Power-Down Current—TTL Inputs	$\begin{aligned} &\text{Max. V}_{\text{DD}}, \text{Device Deselected}, \\ &\text{V}_{\text{IN}} \geq \text{V}_{\text{IH}} \text{or} \text{V}_{\text{IN}} \leq \text{V}_{\text{IL}}, f = 0 \end{aligned}$	All Speeds		50	mA


T_A is the case temperature.
 Minimum voltage equals -2.0V for pulse durations of less than 20 ns.
 The load used for V_{OH} and V_{OL} testing is shown in figure (b) of the A/C test conditions.



Capacitance^[16]

Parameter	Description	Test Conditions	Max.	Unit
C _{IN}	Input Capacitance	$T_A = 25^{\circ}C, f = 1 \text{ MHz},$	3	pF
C _{CLK}	Clock Input Capacitance	$V_{DD} = V_{DDQ} = 3.3V$	3	pF
C _{I/O}	I/O Capacitance		3	pF

AC Test Loads and Waveforms



Thermal Resistance^[16]

Description	Test Conditions	Q _{JA} (Junction to Ambient)	Q _{JC} (Junction to Case)	Units
119 BGA	Still Air, soldered on a 114.3 x 101.6 x 1.57 mm3, 2-layer board	41.54	6.33	°C/W
165 FBGA		44.51	2.38	°C/W
100 pin TQFP	Still Air, soldered on a 4.25 x 1.125 inch, 4-layer printed circuit board	25	9	°C/W

Notes:

^{15.} Input waveform should have a slew rate of ≥ 1 V/ns.
16. Tested initially and after any design or process change that may affect these parameters.



Switching Characteristics Over the Operating Range^[17]

	-200		-166		-150		-133		
Description	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
-		ı					<u>I</u>		
Clock Cycle Time			6.0		6.7		7.5		ns
Clock HIGH			2.1		2.3		2.5		ns
Clock LOW			2.1		2.3		2.5		ns
es			ı			ı	I		
Data Output Valid After CLK Rise		3.0		3.4		3.8		4.2	ns
OE LOW to Output Valid ^[16, 18, 20]		3.0		3.4		3.8		4.2	ns
Data Output Hold After CLK Rise			1.5		1.5		1.5		ns
Clock to High-Z ^[16, 17, 18, 19, 20]		3.0		3.0		3.0		3.5	ns
Clock to Low-Z ^[16, 17, 18, 19, 20]			1.3		1.3		1.3		ns
OE HIGH to Output High-Z ^[17, 18, 20]		4.0		4.0		4.0		4.0	ns
OE LOW to Output Low-Z ^[17, 18, 20]	0		0		0		0		ns
es			ı			ı	I		
Address Set-Up Before CLK Rise	1.4		1.5		1.5		1.5		ns
Data Input Set-Up Before CLK Rise			1.5		1.5		1.5		ns
CEN Set-Up Before CLK Rise	1.4		1.5		1.5		1.5		ns
WE, BWS _x Set-Up Before CLK Rise	1.4		1.5		1.5		1.5		ns
ADV/LD Set-Up Before CLK Rise	1.4		1.5		1.5		1.5		ns
Chip Select Set-Up	1.4		1.5		1.5		1.5		ns
			ı			ı	I		
Address Hold After CLK Rise	0.4		0.5		0.5		0.5		ns
Data Input Hold After CLK Rise	0.4		0.5		0.5		0.5		ns
CEN Hold After CLK Rise	0.4		0.5		0.5		0.5		ns
WE, BW _x Hold After CLK Rise	0.4		0.5		0.5		0.5		ns
ADV/LD Hold after CLK Rise	0.4		0.5		0.5		0.5		ns
Chip Select Hold After CLK Rise	0.4		0.5		0.5		0.5		ns
	Clock Cycle Time Clock HIGH Clock LOW SS Data Output Valid After CLK Rise OE LOW to Output Valid [16, 18, 20] Data Output Hold After CLK Rise Clock to High-Z[16, 17, 18, 19, 20] Clock to Low-Z[16, 17, 18, 19, 20] OE HIGH to Output High-Z[17, 18, 20] OE LOW to Output Low-Z[17, 18, 20] SS Address Set-Up Before CLK Rise Data Input Set-Up Before CLK Rise WE, BWS, Set-Up Before CLK Rise ADV/LD Set-Up Before CLK Rise Chip Select Set-Up Address Hold After CLK Rise Data Input Hold After CLK Rise CEN Hold After CLK Rise CEN Hold After CLK Rise WE, BW, Hold After CLK Rise	Description Min. Clock Cycle Time 5 Clock HIGH 1.8 Clock LOW 1.8 Data Output Valid After CLK Rise 1.8 DE LOW to Output Valid [16, 18, 20] 1.5 Data Output Hold After CLK Rise 1.5 Clock to High-Z[16, 17, 18, 19, 20] 1.3 DE HIGH to Output High-Z[17, 18, 20] 0 DE LOW to Output Low-Z[17, 18, 20] 0 DS Address Set-Up Before CLK Rise 1.4 Data Input Set-Up Before CLK Rise 1.4 WE, BWS _x Set-Up Before CLK Rise 1.4 ADV/LD Set-Up Before CLK Rise 1.4 Chip Select Set-Up 1.4 Address Hold After CLK Rise 0.4 Data Input Hold After CLK Rise 0.4 Data Input Hold After CLK Rise 0.4 WE, BW _x Hold After CLK Rise 0.4 WE, BW _x Hold After CLK Rise 0.4 ADV/LD Hold after CLK Rise 0.4	Description Min. Max.	Description Min. Max. Min.	Description Min. Max. Min. Max.	Description Min. Max. Min. Max. Min. Max. Min. Min. Max. Min. Min.	Description Min. Max. Min. Max. Min. Max. Min. Max.	Description Min. Max. Min. Min. Max. Min. Max. Min. Max. Min. Max. Min. Min. Max. Min. Min. Max. Min. Min. Max. Min. Max. Min. Min. Max.	Description Min. Max. Min. Min. Max. Min. Max. Min. Min. Min. Max. Min. Min. Min.

Notes:


Unless otherwise noted, test conditions assume signal transition time of 2.5 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V, and output loading of the specified I_{OL}/I_{OH} and load capacitance. Shown in (a), (b), and (c) of AC test loads.
 t_{CHZ}, t_{CLZ}, t_{OEV}, t_{EOLZ}, and t_{EOHZ} are specified with AC test conditions shown in part (a) of AC test loads. Transition is measured ± 200 mV from steady-state voltage.

voltage. At any given voltage and temperature, t_{EQHZ} is less than t_{EQLZ} and t_{CHZ} is less than t_{CLZ} to eliminate bus contention between SRAMs when sharing the same data bus. These specifications do not imply a bus contention condition, but reflect parameters guaranteed over worst-case user conditions. Device is designed to achieve High-Z prior to Low-Z under the same system conditions. This parameter is sampled and not 100% tested.



Switching Waveforms

Read/Write/DESELECT Sequence




The combination of $\overline{\text{WE}}$ and $\overline{\text{BWS}}_x$ (x = a, b, c, d for CY7C1370B and x = a, b for CY7C1372B) define a Write cycle (see Write Cycle Description table). $\overline{\text{CE}}$ is the combination of $\overline{\text{CE}}_1$, CE_2 , and $\overline{\text{CE}}_3$. All chip enables need to be active in order to select the device. Any chip enable can deselect the device. RAx stands for Read Address X, WAx Write Address X, Dx stands for Data-in for location X, Qx stands for Data-out for location X. ADV/ $\overline{\text{LD}}$ held LOW. $\overline{\text{OE}}$ held LOW.






Switching Waveforms (continued)





The combination of \overline{WE} and \overline{BWS}_X (x = a, b c, d) define a Write cycle (see Write Cycle Description table). \overline{CE} is the combination of \overline{CE}_1 , CE_2 , and \overline{CE}_3 . All chip enables need to be active in order to select the device. Any chip enable can deselect the device. RAx stands for Read Address X, WA stands for Write Address X, Dx stands for Data-in for location X, Qx stands for Data-out for location X. \overline{CEN} held LOW. During burst writes, byte writes can be conducted by asserting the appropriate \overline{BWS}_X input signals. Burst order determined by the state of the MODE input. \overline{CEN} held LOW. \overline{OE} held LOW.





Switching Waveforms (continued)





Note:

Device must be deselected when entering ZZ mode. See Cycle Descriptions Table for all possible signal conditions to deselect the device. I/Os are in three-state when exiting ZZ sleep mode.



Ordering Information

Speed (MHz)	Ordering Code	Package Name	Package Type	Operating Range
200	CY7C1370B-200AC CY7C1372B-200AC	A101	100-lead Thin Quad Flat Pack	Commercial
	CY7C1370B-200BGC CY7C1372B-200BGC	BG119	119 BGA	
	CY7C1370B-200BZC CY7C1372B-200BZC	BA165A	165 FBGA	
167	CY7C1370B-167AC CY7C1372B-167AC	A101	100-lead Thin Quad Flat Pack	
	CY7C1370B-167BGC CY7C1372B-167BGC	BG119	119 BGA	
	CY7C1370B-167BZC CY7C1372B-167BZC	BA165A	165 FBGA	
150	CY7C1370B-150AC CY7C1372B-150AC	A101	100-lead Thin Quad Flat Pack	
	CY7C1370B-150BGC CY7C1372B-150BGC	BG119	119 BGA	
	CY7C1370B-150BZC CY7C1372B-150BZC	BA165A	165 FBGA	
133	CY7C1370B-133AC CY7C1372B-133AC	A101	100-lead Thin Quad Flat Pack	
	CY7C1370B-133BGC CY7C1372B-133BGC	BG119	119 BGA	
	CY7C1370B-133BZC CY7C1372B-133BZC	BA165A	165 FBGA	
167	CY7C1370B-167AI CY7C1372B-167AI	A101	100-lead Thin Quad Flat Pack	Industrial
	CY7C1370B-167BGI CY7C1372B-167BGI	BG119	119 BGA	
	CY7C1370B-167BZI CY7C1372B-167BZI	BA165A	165 FBGA	
150	CY7C1370B-150AI CY7C1372B-150AI	A101	100-lead Thin Quad Flat Pack	
	CY7C1370B-150BGI CY7C1372B-150BGI	BG119	119 BGA	
	CY7C1370B-150BZI CY7C1372B-150BZI	BA165A	165 FBGA	
133	CY7C1370B-133AI CY7C1372B-133AI	A101	100-lead Thin Quad Flat Pack	
	CY7C1370B-133BGI CY7C1372B-133BGI	BG119	119 BGA	
	CY7C1370B-133BZI CY7C1372B-133BZI	BA165A	165 FBGA	
	CY7C1372B-133BZI			


Shaded areas contain advance information.




Package Diagrams

100-pin Thin Plastic Quad Flatpack (14 × 20 × 1.4 mm) A101

DIMENSIONS ARE IN MILLIMETERS.



DETAILA




1.00 REF. →




Package Diagrams (continued)

119-ball BGA (14 × 22 × 2.4 mm)

DIMENSION IN MILLIMETERS (INCHES)








Package Diagrams (continued)

165-ball FBGA (13 x 15 x 1.2 mm) BB165A



NoBL is a trademark of Cypress Semiconductor. All product and company names mentioned in this document are the trademarks of their respective holders.



Revision History

Document Title: CY7C1370B/CY7C1372B 512K x 36/1M X 18 Pipelined SRAM with NoBL™ Architecture Document Number: 38-05197					
REV.	ECN NO.	ISSUE DATE	ORIG. OF CHANGE	DESCRIPTION OF CHANGE	
**	112033	12/09/01	DSG	Change from Spec number: 38-01070 to 38-05197	