

16

H8/38086R Group Hardware Manual

Renesas 16-Bit Single-Chip Microcomputer
H8 Family / H8/300H Super Low Power Series

H8/38086RF
H8/38086R
H8/38085R
H8/38084R
H8/38083R

Keep safety first in your circuit designs!

1. Renesas Technology Corp. puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage.
Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of nonflammable material or (iii) prevention against any malfunction or mishap.

Notes regarding these materials

1. These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corp. product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corp. or a third party.
2. Renesas Technology Corp. assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.
3. All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Renesas Technology Corp. without notice due to product improvements or other reasons. It is therefore recommended that customers contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor for the latest product information before purchasing a product listed herein.
The information described here may contain technical inaccuracies or typographical errors.
Renesas Technology Corp. assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors.
Please also pay attention to information published by Renesas Technology Corp. by various means, including the Renesas Technology Corp. Semiconductor home page (<http://www.renesas.com>).
4. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corp. assumes no responsibility for any damage, liability or other loss resulting from the information contained herein.
5. Renesas Technology Corp. semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use.
6. The prior written approval of Renesas Technology Corp. is necessary to reprint or reproduce in whole or in part these materials.
7. If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination.
Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.
8. Please contact Renesas Technology Corp. for further details on these materials or the products contained therein.

General Precautions on Handling of Product

1. Treatment of NC Pins

Note: Do not connect anything to the NC pins.

The NC (not connected) pins are either not connected to any of the internal circuitry or are used as test pins or to reduce noise. If something is connected to the NC pins, the operation of the LSI is not guaranteed.

2. Treatment of Unused Input Pins

Note: Fix all unused input pins to high or low level.

Generally, the input pins of CMOS products are high-impedance input pins. If unused pins are in their open states, intermediate levels are induced by noise in the vicinity, a pass-through current flows internally, and a malfunction may occur.

3. Processing before Initialization

Note: When power is first supplied, the product's state is undefined.

The states of internal circuits are undefined until full power is supplied throughout the chip and a low level is input on the reset pin. During the period where the states are undefined, the register settings and the output state of each pin are also undefined. Design your system so that it does not malfunction because of processing while it is in this undefined state. For those products which have a reset function, reset the LSI immediately after the power supply has been turned on.

4. Prohibition of Access to Undefined or Reserved Addresses

Note: Access to undefined or reserved addresses is prohibited.

The undefined or reserved addresses may be used to expand functions, or test registers may have been allocated to these addresses. Do not access these registers; the system's operation is not guaranteed if they are accessed.

Configuration of This Manual

This manual comprises the following items:

1. General Precautions on Handling of Product
2. Configuration of This Manual
3. Preface
4. Contents
5. Overview
6. Description of Functional Modules

- CPU and System-Control Modules
- On-Chip Peripheral Modules

The configuration of the functional description of each module differs according to the module. However, the generic style includes the following items:

- i) Feature
- ii) Input/Output Pin
- iii) Register Description
- iv) Operation
- v) Usage Note

When designing an application system that includes this LSI, take notes into account. Each section includes notes in relation to the descriptions given, and usage notes are given, as required, as the final part of each section.

7. List of Registers
8. Electrical Characteristics
9. Appendix
10. Main Revisions and Additions in this Edition (only for revised versions)

The list of revisions is a summary of points that have been revised or added to earlier versions. This does not include all of the revised contents. For details, see the actual locations in this manual.

11. Index

Preface

H8/38086R Group is single-chip microcomputers made up of the high-speed H8/300H CPU employing Renesas Technology original architecture as their cores, and the peripheral functions required to configure a system. The H8/300H CPU has an instruction set that is compatible with the H8/300 CPU.

Target Users: This manual was written for users who will be using the H8/38086R Group in the design of application systems. Target users are expected to understand the fundamentals of electrical circuits, logical circuits, and microcomputers.

Objective: This manual was written to explain the hardware functions and electrical characteristics of the H8/38086R Group to the target users.
Refer to the H8/300H Series Programming Manual for a detailed description of the instruction set.

Notes on reading this manual:

- In order to understand the overall functions of the chip
Read the manual according to the contents. This manual can be roughly categorized into parts on the CPU, system control functions, peripheral functions, and electrical characteristics.
- In order to understand the details of the CPU's functions
Read the H8/300H Series Programming Manual.
- In order to understand the details of a register when its name is known
Read the index that is the final part of the manual to find the page number of the entry on the register. The addresses, bits, and initial values of the registers are summarized in section 24, List of Registers.

Example: **Register name:** The following notation is used for cases when the same or a similar function, e.g. serial communication interface, is implemented on more than one channel:
 XXX_N (XXX is the register name and N is the channel number)

Bit order: The MSB is on the left and the LSB is on the right.

Notes:

When using an on-chip emulator (E7) for H8/38086R program development and debugging, the following restrictions must be noted.

1. The $\overline{\text{NMI}}$ pin is reserved for the E7, and cannot be used.
2. Pins P16, P36, and P37 cannot be used. In order to use these pins, additional hardware must be provided on the user board.
3. Area H'C000 to H'CFFF is used by the E7, and is not available to the user.
4. Area H'F380 to H'F77F must on no account be accessed.
5. When the E7 is used, address breaks can be set as either available to the user or for use by the E7. If address breaks are set as being used by the E7, the address break control registers must not be accessed.
6. When the E7 is used, $\overline{\text{NMI}}$ is an input pin, P16 and P36 are input pins, and P37 is an output pin.

Related Manuals: The latest versions of all related manuals are available from our web site. Please ensure you have the latest versions of all documents you require.
<http://www.renesas.com/eng/>

H8/38086R Group manuals:

Document Title	Document No.
H8/38086R Group Hardware Manual	This manual
H8/300H Series Programming Manual	ADE-602-053

User's manuals for development tools:

Document Title	Document No.
H8S, H8/300 Series C/C++ Compiler, Assembler, Optimizing Linkage Editor User's Manual	REJ10B0058
Microcomputer Development, Environment System H8S H8/300 Series Simulator/Debugger User's Manual	ADE-702-282
H8S, H8/300 Series High-performance Embedded Workshop 3 Tutorial	REJ10B0024
H8S, H8/300 Series High-performance Embedded Workshop 3 User's Manual	REJ10B0026

Application notes:

Document Title	Document No.
F-ZTAT Micro Computer Single Power Supply F-ZTAT™ On-Board Programming	ADE-502-055

Contents

Section 1	Overview.....	1
1.1	Features.....	1
1.2	Internal Block Diagram.....	3
1.3	Pin Assignment.....	4
1.4	Pin Functions	13
Section 2	CPU.....	19
2.1	Address Space and Memory Map	20
2.2	Register Configuration.....	21
2.2.1	General Registers.....	22
2.2.2	Program Counter (PC)	23
2.2.3	Condition-Code Register (CCR).....	23
2.3	Data Formats.....	25
2.3.1	General Register Data Formats	25
2.3.2	Memory Data Formats	27
2.4	Instruction Set.....	28
2.4.1	Table of Instructions Classified by Function	28
2.4.2	Basic Instruction Formats	38
2.5	Addressing Modes and Effective Address Calculation.....	39
2.5.1	Addressing Modes	39
2.5.2	Effective Address Calculation	42
2.6	Basic Bus Cycle	44
2.6.1	Access to On-Chip Memory (RAM, ROM).....	44
2.6.2	On-Chip Peripheral Modules	45
2.7	CPU States	46
2.8	Usage Notes	47
2.8.1	Notes on Data Access to Empty Areas	47
2.8.2	EEPMOV Instruction.....	47
2.8.3	Bit-Manipulation Instruction	48
Section 3	Exception Handling	53
3.1	Exception Sources and Vector Address	54
3.2	Reset	55
3.2.1	Reset Exception Handling.....	55
3.2.2	Interrupt Immediately after Reset	56
3.3	Interrupts.....	57
3.4	Stack Status after Exception Handling.....	58
3.4.1	Interrupt Response Time.....	58
3.5	Usage Notes	59

3.5.1	Notes on Stack Area Use	59
3.5.2	Notes on Rewriting Port Mode Registers	60
3.5.3	Method for Clearing Interrupt Request Flags	63
Section 4 Interrupt Controller.....		65
4.1	Features.....	65
4.2	Input/Output Pins	66
4.3	Register Descriptions.....	66
4.3.1	Interrupt Edge Select Register (IEGR)	67
4.3.2	Wakeup Edge Select Register (WEGR).....	68
4.3.3	Interrupt Enable Register 1 (IENR1)	69
4.3.4	Interrupt Enable Register 2 (IENR2)	70
4.3.5	Interrupt Request Register 1 (IRR1).....	71
4.3.6	Interrupt Request Register 2 (IRR2).....	72
4.3.7	Wakeup Interrupt Request Register (IWPR)	73
4.3.8	Interrupt Priority Registers A to E (IPRA to IPRE).....	75
4.3.9	Interrupt Mask Register (INTM)	76
4.4	Interrupt Sources.....	76
4.4.1	External Interrupts	76
4.4.2	Internal Interrupts	77
4.5	Interrupt Exception Handling Vector Table.....	78
4.6	Operation	80
4.6.1	Interrupt Exception Handling Sequence	81
4.6.2	Interrupt Response Times	83
4.7	Usage Notes	84
4.7.1	Contention between Interrupt Generation and Disabling.....	84
4.7.2	Instructions that Disable Interrupts	85
4.7.3	Interrupts during Execution of EEPMOV Instruction	85
4.7.4	IENR Clearing	85
Section 5 Clock Pulse Generators		87
5.1	Register Description	88
5.1.1	SUB32k Control Register (SUB32CR)	88
5.1.2	Oscillator Control Register (OSCCR)	89
5.2	System Clock Generator	90
5.2.1	Connecting Crystal Resonator	90
5.2.2	Connecting Ceramic Resonator	91
5.2.3	External Clock Input Method	91
5.2.4	On-Chip Oscillator Selection Method (Supported only by the Masked ROM Version)	92
5.3	Subclock Generator.....	93
5.3.1	Connecting 32.768-kHz/38.4-kHz Crystal Resonator	93
5.3.2	Pin Connection when not Using Subclock.....	94

5.3.3	External Clock Input.....	94
5.4	Prescalers	95
5.4.1	Prescaler S	95
5.5	Usage Notes	96
5.5.1	Note on Resonators.....	96
5.5.2	Notes on Board Design	98
5.5.3	Definition of Oscillation Stabilization Wait Time	98
5.5.4	Note on Subclock Stop State.....	100
5.5.5	Note on Using Resonator	100
5.5.6	Note on Using Power-On Reset.....	101
Section 6 Power-Down Modes		103
6.1	Register Descriptions	104
6.1.1	System Control Register 1 (SYSCR1)	104
6.1.2	System Control Register 2 (SYSCR2)	106
6.1.3	Clock Halt Registers 1 and 2 (CKSTPR1 and CKSTPR2)	107
6.2	Mode Transitions and States of LSI.....	109
6.2.1	Sleep Mode	113
6.2.2	Standby Mode	113
6.2.3	Watch Mode.....	114
6.2.4	Subsleep Mode.....	114
6.2.5	Subactive Mode	115
6.2.6	Active (Medium-Speed) Mode	115
6.3	Direct Transition	116
6.3.1	Direct Transition from Active (High-Speed) Mode to Active (Medium-Speed) Mode	117
6.3.2	Direct Transition from Active (Medium-Speed) Mode to Active (High-Speed) Mode.....	117
6.3.3	Direct Transition from Subactive Mode to Active (High-Speed) Mode.....	118
6.3.4	Direct Transition from Subactive Mode to Active (Medium-Speed) Mode	118
6.3.5	Notes on External Input Signal Changes before/after Direct Transition.....	119
6.4	Module Standby Function.....	119
6.5	Usage Notes	120
6.5.1	Standby Mode Transition and Pin States	120
6.5.2	Notes on External Input Signal Changes before/after Standby Mode.....	120
Section 7 ROM		123
7.1	Block Configuration.....	124
7.2	Register Descriptions	125
7.2.1	Flash Memory Control Register 1 (FLMCR1).....	125
7.2.2	Flash Memory Control Register 2 (FLMCR2).....	126
7.2.3	Erase Block Register 1 (EBR1)	127
7.2.4	Flash Memory Power Control Register (FLPWCR).....	128

7.2.5	Flash Memory Enable Register (FENR).....	128
7.3	On-Board Programming Modes.....	129
7.3.1	Boot Mode	130
7.3.2	Programming/Erasing in User Program Mode.....	132
7.4	Flash Memory Programming/Erasing	133
7.4.1	Program/Program-Verify	133
7.4.2	Erase/Erase-Verify	136
7.4.3	Interrupt Handling when Programming/Erasing Flash Memory.....	136
7.5	Program/Erase Protection	138
7.5.1	Hardware Protection	138
7.5.2	Software Protection	138
7.5.3	Error Protection	138
7.6	Programmer Mode	139
7.7	Power-Down States for Flash Memory	139
7.8	Notes on Setting Module Standby Mode	140
Section 8 RAM		141
Section 9 I/O Ports.....		143
9.1	Port 1.....	143
9.1.1	Port Data Register 1 (PDR1)	144
9.1.2	Port Control Register 1 (PCR1).....	144
9.1.3	Port Pull-Up Control Register 1 (PUCR1).....	145
9.1.4	Port Mode Register 1 (PMR1)	145
9.1.5	Pin Functions	146
9.1.6	Input Pull-Up MOS.....	150
9.2	Port 3.....	151
9.2.1	Port Data Register 3 (PDR3)	151
9.2.2	Port Control Register 3 (PCR3).....	152
9.2.3	Port Pull-Up Control Register 3 (PUCR3).....	152
9.2.4	Port Mode Register 3 (PMR3)	153
9.2.5	Pin Functions	153
9.2.6	Input Pull-Up MOS.....	155
9.3	Port 4.....	155
9.3.1	Port Data Register 4 (PDR4)	156
9.3.2	Port Control Register 4 (PCR4).....	156
9.3.3	Port Mode Register 4 (PMR4)	157
9.3.4	Pin Functions	157
9.4	Port 5.....	159
9.4.1	Port Data Register 5 (PDR5)	159
9.4.2	Port Control Register 5 (PCR5).....	160
9.4.3	Port Pull-Up Control Register 5 (PUCR5).....	160
9.4.4	Port Mode Register 5 (PMR5)	161

9.4.5	Pin Functions	161
9.4.6	Input Pull-Up MOS.....	162
9.5	Port 6.....	163
9.5.1	Port Data Register 6 (PDR6).....	163
9.5.2	Port Control Register 6 (PCR6).....	164
9.5.3	Port Pull-Up Control Register 6 (PUCR6).....	164
9.5.4	Pin Functions	165
9.5.5	Input Pull-Up MOS.....	165
9.6	Port 7.....	166
9.6.1	Port Data Register 7 (PDR7).....	166
9.6.2	Port Control Register 7 (PCR7).....	167
9.6.3	Pin Functions	167
9.7	Port 8.....	168
9.7.1	Port Data Register 8 (PDR8).....	168
9.7.2	Port Control Register 8 (PCR8).....	169
9.7.3	Pin Functions	169
9.8	Port 9.....	170
9.8.1	Port Data Register 9 (PDR9).....	170
9.8.2	Port Control Register 9 (PCR9).....	171
9.8.3	Port Mode Register 9 (PMR9).....	171
9.8.4	Pin Functions	172
9.9	Port A.....	173
9.9.1	Port Data Register A (PDRA).....	173
9.9.2	Port Control Register A (PCRA).....	174
9.9.3	Pin Functions	174
9.10	Port B.....	176
9.10.1	Port Data Register B (PDRB).....	176
9.10.2	Port Mode Register B (PMRB).....	177
9.10.3	Pin Functions	178
9.11	Input/Output Data Inversion	180
9.11.1	Serial Port Control Register (SPCR).....	180
9.12	Usage Notes	181
9.12.1	How to Handle Unused Pin.....	181
Section 10 Realtime Clock (RTC).....		183
10.1	Features.....	183
10.2	Input/Output Pin.....	184
10.3	Register Descriptions	184
10.3.1	Second Data Register/Free Running Counter Data Register (RSECDR)	185
10.3.2	Minute Data Register (RMINDR).....	185
10.3.3	Hour Data Register (RHRDR).....	186
10.3.4	Day-of-Week Data Register (RWKDR)	187
10.3.5	RTC Control Register 1 (RTCCR1).....	188

10.3.6	RTC Control Register 2 (RTCCR2)	189
10.3.7	Clock Source Select Register (RTCCSR)	190
10.3.8	RTC Interrupt Flag Register (RTCFLG)	191
10.4	Operation	192
10.4.1	Initial Settings of Registers after Power-On	192
10.4.2	Initial Setting Procedure	192
10.4.3	Data Reading Procedure	193
10.5	Interrupt Sources	194
10.6	Usage Note	194
10.6.1	Note on Clock Count	194
Section 11 Timer F		195
11.1	Features	195
11.2	Input/Output Pins	197
11.3	Register Descriptions	197
11.3.1	Timer Counters FH and FL (TCFH, TCFL)	197
11.3.2	Output Compare Registers FH and FL (OCRFH, OCRFL)	198
11.3.3	Timer Control Register F (TCR)	199
11.3.4	Timer Control/Status Register F (TCSRf)	200
11.4	Operation	202
11.4.1	Timer F Operation	202
11.4.2	TCF Increment Timing	203
11.4.3	TMOFH/TMOFL Output Timing	203
11.4.4	TCF Clear Timing	204
11.4.5	Timer Overflow Flag (OVF) Set Timing	204
11.4.6	Compare Match Flag Set Timing	204
11.5	Timer F Operating States	204
11.6	Usage Notes	205
11.6.1	16-Bit Timer Mode	205
11.6.2	8-Bit Timer Mode	205
11.6.3	Flag Clearing	206
11.6.4	Timer Counter (TCF) Read/Write	208
Section 12 16-Bit Timer Pulse Unit (TPU)		209
12.1	Features	209
12.2	Input/Output Pins	211
12.3	Register Descriptions	212
12.3.1	Timer Control Register (TCR)	213
12.3.2	Timer Mode Register (TMdR)	215
12.3.3	Timer I/O Control Register (TIOR)	216
12.3.4	Timer Interrupt Enable Register (TIER)	221
12.3.5	Timer Status Register (TSR)	222
12.3.6	Timer Counter (TCNT)	223

12.3.7	Timer General Register (TGR)	223
12.3.8	Timer Start Register (TSTR)	224
12.3.9	Timer Synchro Register (TSYR)	225
12.4	Interface to CPU	226
12.4.1	16-Bit Registers	226
12.4.2	8-Bit Registers	226
12.5	Operation	228
12.5.1	Basic Functions	228
12.5.2	Synchronous Operation	233
12.5.3	Operation with Cascaded Connection	235
12.5.4	PWM Modes	237
12.6	Interrupt Sources	241
12.7	Operation Timing	242
12.7.1	Input/Output Timing	242
12.7.2	Interrupt Signal Timing	245
12.8	Usage Notes	247
12.8.1	Module Standby Function Setting	247
12.8.2	Input Clock Restrictions	247
12.8.3	Caution on Period Setting	247
12.8.4	Contention between TCNT Write and Clear Operation	248
12.8.5	Contention between TCNT Write and Increment Operation	248
12.8.6	Contention between TGR Write and Compare Match	249
12.8.7	Contention between TGR Read and Input Capture	250
12.8.8	Contention between TGR Write and Input Capture	250
12.8.9	Contention between Overflow and Counter Clearing	251
12.8.10	Contention between TCNT Write and Overflow	251
12.8.11	Multiplexing of I/O Pins	252
12.8.12	Interrupts when Module Standby Function is Used	252
Section 13	Asynchronous Event Counter (AEC)	253
13.1	Features	253
13.2	Input/Output Pins	254
13.3	Register Descriptions	255
13.3.1	Event Counter PWM Compare Register (ECPWCR)	255
13.3.2	Event Counter PWM Data Register (ECPWDR)	256
13.3.3	Input Pin Edge Select Register (AEGSR)	257
13.3.4	Event Counter Control Register (ECCR)	258
13.3.5	Event Counter Control/Status Register (ECCSR)	259
13.3.6	Event Counter H (ECH)	261
13.3.7	Event Counter L (ECL)	261
13.4	Operation	262
13.4.1	16-Bit Counter Operation	262
13.4.2	8-Bit Counter Operation	263

13.4.3	IRQAEC Operation	264
13.4.4	Event Counter PWM Operation.....	264
13.4.5	Operation of Clock Input Enable/Disable Function.....	265
13.5	Operating States of Asynchronous Event Counter.....	266
13.6	Usage Notes	267
Section 14 Watchdog Timer		269
14.1	Features.....	269
14.2	Register Descriptions.....	270
14.2.1	Timer Control/Status Register WD1 (TCSRWD1).....	270
14.2.2	Timer Control/Status Register WD2 (TCSRWD2).....	272
14.2.3	Timer Counter WD (TCWD).....	273
14.2.4	Timer Mode Register WD (TMWD)	273
14.3	Operation	274
14.3.1	Watchdog Timer Mode.....	274
14.3.2	Interval Timer Mode.....	275
14.3.3	Timing of Overflow Flag (OVF) Setting	275
14.4	Interrupt	276
14.5	Usage Notes.....	276
14.5.1	Switching between Watchdog Timer Mode and Interval Timer Mode.....	276
14.5.2	Module Standby Mode Control	276
Section 15 Serial Communication Interface 3 (SCI3, IrDA)		277
15.1	Features.....	277
15.2	Input/Output Pins.....	281
15.3	Register Descriptions.....	281
15.3.1	Receive Shift Register (RSR)	282
15.3.2	Receive Data Register (RDR).....	282
15.3.3	Transmit Shift Register (TSR)	282
15.3.4	Transmit Data Register (TDR).....	282
15.3.5	Serial Mode Register (SMR)	283
15.3.6	Serial Control Register (SCR)	285
15.3.7	Serial Status Register (SSR)	288
15.3.8	Bit Rate Register (BRR)	291
15.3.9	Serial Port Control Register (SPCR).....	297
15.3.10	IrDA Control Register (IrCR).....	299
15.4	Operation in Asynchronous Mode	300
15.4.1	Clock.....	300
15.4.2	SCI3 Initialization.....	304
15.4.3	Data Transmission	305
15.4.4	Serial Data Reception	307
15.5	Operation in Clocked Synchronous Mode	311
15.5.1	Clock.....	311

15.5.2	SCI3 Initialization.....	311
15.5.3	Serial Data Transmission	312
15.5.4	Serial Data Reception (Clocked Synchronous Mode).....	314
15.5.5	Simultaneous Serial Data Transmission and Reception.....	316
15.6	Multiprocessor Communication Function.....	317
15.6.1	Multiprocessor Serial Data Transmission	318
15.6.2	Multiprocessor Serial Data Reception	319
15.7	IrDA Operation	322
15.7.1	Transmission	322
15.7.2	Reception	323
15.7.3	High-Level Pulse Width Selection.....	324
15.8	Interrupt Requests	325
15.9	Usage Notes	328
15.9.1	Break Detection and Processing	328
15.9.2	Mark State and Break Sending.....	328
15.9.3	Receive Error Flags and Transmit Operations (Clocked Synchronous Mode Only).....	328
15.9.4	Receive Data Sampling Timing and Reception Margin in Asynchronous Mode	329
15.9.5	Note on Switching SCK31 (SCK32) Pin Function	330
15.9.6	Relation between Writing to TDR and Bit TDRE	330
15.9.7	Relation between RDR Reading and bit RDRF	331
15.9.8	Transmit and Receive Operations when Making State Transition.....	331
15.9.9	Setting in Subactive or Subsleep Mode	331
Section 16	Serial Communication Interface 4 (SCI4)	333
16.1	Features.....	333
16.2	Input/Output Pins	334
16.3	Register Descriptions	335
16.3.1	Serial Control Register 4 (SCR4).....	335
16.3.2	Serial Control/Status Register 4 (SCSR4)	338
16.3.3	Transmit Data Register 4 (TDR4).....	341
16.3.4	Receive Data Register 4 (RDR4).....	341
16.3.5	Shift Register 4 (SR4).....	341
16.4	Operation	342
16.4.1	Clock.....	342
16.4.2	Data Transfer Format.....	342
16.4.3	Data Transmission/Reception	343
16.4.4	Data Transmission	344
16.4.5	Data Reception.....	346
16.4.6	Simultaneous Data Transmission and Reception.....	348
16.5	Interrupt Sources	349
16.6	Usage Notes	350

16.6.1	Relationship between Writing to TDR4 and TDRE	350
16.6.2	Receive Error Flag and Transmission.....	350
16.6.3	Relationship between Reading RDR4 and RDRF	350
16.6.4	SCK4 Output Waveform when Internal Clock of $\phi/2$ is Selected.....	351
Section 17	14-Bit PWM	353
17.1	Features.....	353
17.2	Input/Output Pins	354
17.3	Register Descriptions.....	354
17.3.1	PWM Control Register (PWCR)	355
17.3.2	PWM Data Register (PWDR).....	355
17.4	Operation	356
17.4.1	Setting for Pulse-Division Type PWM Operation	356
17.4.2	Setting for Standard PWM Operation.....	357
17.4.3	PWM Operating States	357
Section 18	A/D Converter	359
18.1	Features.....	359
18.2	Input/Output Pins	361
18.3	Register Descriptions.....	361
18.3.1	A/D Result Register (ADRR)	361
18.3.2	A/D Mode Register (AMR)	362
18.3.3	A/D Start Register (ADSR)	363
18.4	Operation	363
18.4.1	A/D Conversion.....	363
18.4.2	External Trigger Input Timing.....	364
18.4.3	Operating States of A/D Converter.....	364
18.5	Example of Use.....	365
18.6	A/D Conversion Accuracy Definitions	368
18.7	Usage Notes	369
18.7.1	Permissible Signal Source Impedance	369
18.7.2	Influences on Absolute Accuracy	370
18.7.3	Usage Notes	370
Section 19	$\Delta\Sigma$ A/D Converter	371
19.1	Features.....	371
19.2	Input/Output Pins	373
19.3	Register Descriptions.....	373
19.3.1	A/D Data Register (ADDR).....	373
19.3.2	BGR Control Register (BGRMR).....	374
19.3.3	A/D Control Register (ADCR)	375
19.3.4	A/D Start/Status Register (ADSSR)	377
19.4	Operation	378

19.4.1	Wait Mode	378
19.4.2	Continuous Mode.....	378
19.4.3	Operating States of $\Delta\Sigma$ A/D Converter	379
19.5	Example of Use.....	379
19.5.1	Wait Mode	379
19.5.2	Continuous Mode.....	380
19.6	Usage Notes	384
19.6.1	Reference Voltage.....	384
19.6.2	Analog Voltage Stabilization Pin (ACOM Pin).....	384
19.6.3	After Clearing Module Standby Mode.....	384
19.6.4	Influences on Accuracy.....	384
Section 20 LCD Controller/Driver		385
20.1	Features.....	385
20.2	Input/Output Pins	387
20.3	Register Descriptions	388
20.3.1	LCD Port Control Register (LPCR).....	388
20.3.2	LCD Control Register (LCR).....	390
20.3.3	LCD Control Register 2 (LCR2).....	392
20.3.4	LCD Trimming Register (LTRMR).....	393
20.3.5	BGR Control Register (BGRMR).....	394
20.4	Operation	395
20.4.1	Settings up to LCD Display	395
20.4.2	Relationship between LCD RAM and Display	397
20.4.3	3-V Constant-Voltage Power Supply Circuit.....	401
20.4.4	Operation in Power-Down Modes	402
20.4.5	Boosting LCD Drive Power Supply.....	403
Section 21 I ² C Bus Interface 2 (IIC2)		405
21.1	Features.....	405
21.2	Input/Output Pins	407
21.3	Register Descriptions	407
21.3.1	I ² C Bus Control Register 1 (ICCR1).....	408
21.3.2	I ² C Bus Control Register 2 (ICCR2).....	410
21.3.3	I ² C Bus Mode Register (ICMR).....	411
21.3.4	I ² C Bus Interrupt Enable Register (ICIER).....	413
21.3.5	I ² C Bus Status Register (ICSR).....	415
21.3.6	Slave Address Register (SAR).....	417
21.3.7	I ² C Bus Transmit Data Register (ICDRT).....	418
21.3.8	I ² C Bus Receive Data Register (ICDRR).....	418
21.3.9	I ² C Bus Shift Register (ICDRS).....	418
21.4	Operation	419
21.4.1	I ² C Bus Format.....	419

21.4.2	Master Transmit Operation	420
21.4.3	Master Receive Operation	422
21.4.4	Slave Transmit Operation	424
21.4.5	Slave Receive Operation.....	425
21.4.6	Clocked Synchronous Serial Format	427
21.4.7	Noise Canceler	429
21.4.8	Example of Use.....	430
21.5	Interrupt Request.....	434
21.6	Bit Synchronous Circuit.....	435
Section 22	Power-On Reset Circuit.....	437
22.1	Feature	437
22.2	Operation	438
22.2.1	Power-On Reset Circuit.....	438
Section 23	Address Break	439
23.1	Register Descriptions.....	439
23.1.1	Address Break Control Register 2 (ABRKCR2)	440
23.1.2	Address Break Status Register 2 (ABRKSR2)	441
23.1.3	Break Address Registers 2 (BAR2H, BAR2L).....	442
23.1.4	Break Data Registers 2 (BDR2H, BDR2L)	442
23.2	Operation	442
23.3	Operating States of Address Break	444
Section 24	List of Registers.....	445
24.1	Register Addresses (Address Order).....	446
24.2	Register Bits.....	451
24.3	Register States in Each Operating Mode	457
Section 25	Electrical Characteristics	463
25.1	Absolute Maximum Ratings for F-ZTAT Version	463
25.2	Electrical Characteristics for F-ZTAT Version.....	464
25.2.1	Power Supply Voltage and Operating Range	464
25.2.2	DC Characteristics	467
25.2.3	AC Characteristics	473
25.2.4	A/D Converter Characteristics	477
25.2.5	$\Delta \Sigma$ A/D Converter Characteristics	478
25.2.6	LCD Characteristics.....	481
25.2.7	Power-On Reset Circuit Characteristics	482
25.2.8	Watchdog Timer Characteristics.....	482
25.2.9	Flash Memory Characteristics —Preliminary—.....	483
25.3	Absolute Maximum Ratings for Masked ROM Version	485
25.4	Electrical Characteristics for Masked ROM Version.....	486

25.4.1	Power Supply Voltage and Operating Range.....	486
25.4.2	DC Characteristics	488
25.4.3	AC Characteristics	494
25.4.4	A/D Converter Characteristics	499
25.4.5	$\Delta\Sigma$ A/D Converter Characteristics	500
25.4.6	LCD Characteristics.....	503
25.4.7	Power-On Reset Circuit Characteristics	504
25.4.8	Watchdog Timer Characteristics.....	505
25.5	Operation Timing.....	506
25.6	Output Load Circuit.....	508
25.7	Resonator Equivalent Circuit.....	509
25.8	Usage Note.....	509
Appendix		511
A.	Instruction Set	511
A.1	Instruction List.....	511
A.2	Operation Code Map.....	526
A.3	Number of Execution States	529
A.4	Combinations of Instructions and Addressing Modes	540
B.	I/O Ports.....	541
B.1	I/O Port Block Diagrams	541
B.2	Port States in Each Operating State	556
C.	Product Code Lineup	557
D.	Package Dimensions	559
E.	Chip Form Specifications.....	562
F.	Bonding Pad Form	563
G.	Chip Tray Specifications.....	564
Index		567

Figures

Section 1 Overview

Figure 1.1	Internal Block Diagram of H8/38086R Group	3
Figure 1.2	Pin Assignment of H8/38086R Group (FP-80A, TFP-80C).....	4
Figure 1.3	Pin Assignment of H8/38086R Group (TLP-85V).....	5
Figure 1.4	Pad Assignment of HCD64F38086R (Top View).....	9

Section 2 CPU

Figure 2.1	Memory Map.....	20
Figure 2.2	CPU Registers	21
Figure 2.3	Usage of General Registers	22
Figure 2.4	Relationship between Stack Pointer and Stack Area.....	23
Figure 2.5	General Register Data Formats (1).....	25
Figure 2.5	General Register Data Formats (2).....	26
Figure 2.6	Memory Data Formats.....	27
Figure 2.7	Instruction Formats.....	38
Figure 2.8	Branch Address Specification in Memory Indirect Mode	41
Figure 2.9	On-Chip Memory Access Cycle.....	44
Figure 2.10	On-Chip Peripheral Module Access Cycle (3-State Access).....	45
Figure 2.11	CPU Operating States.....	46
Figure 2.12	State Transitions	47
Figure 2.13	Example of Timer Configuration with Two Registers Allocated to Same Address ..	48

Section 3 Exception Handling

Figure 3.1	Reset Exception Handling Sequence.....	56
Figure 3.2	Interrupt Sources and their Numbers.....	57
Figure 3.3	Stack Status after Exception Handling	58
Figure 3.4	Operation when Odd Address is Set in SP	59
Figure 3.5	Port Mode Register (or AEGSR) Setting and Interrupt Request Flag Clearing Procedure	62

Section 4 Interrupt Controller

Figure 4.1	Block Diagram of Interrupt Controller.....	65
Figure 4.2	Flowchart of Procedure Up to Interrupt Acceptance.....	81
Figure 4.3	Interrupt Exception Handling Sequence.....	82
Figure 4.4	Contention between Interrupt Generation and Disabling	84

Section 5 Clock Pulse Generators

Figure 5.1	Block Diagram of Clock Pulse Generators (Flash Memory Version) (1).....	87
Figure 5.1	Block Diagram of Clock Pulse Generators (Masked ROM Version) (2)	87
Figure 5.2	Typical Connection to Crystal Resonator.....	90
Figure 5.3	Equivalent Circuit of Crystal Resonator.....	90
Figure 5.4	Typical Connection to Ceramic Resonator.....	91

Figure 5.5	Example of External Clock Input	91
Figure 5.6	Typical Connection to 32.768-kHz/38.4-kHz Crystal Resonator	93
Figure 5.7	Equivalent Circuit of 32.768-kHz/38.4-kHz Crystal Resonator	93
Figure 5.8	Pin Connection when not Using Subclock	94
Figure 5.9	Pin Connection when Inputting External Clock	94
Figure 5.10	Example of Crystal and Ceramic Resonator Arrangement	96
Figure 5.11	Negative Resistance Measurement and Circuit Modification Suggestions	97
Figure 5.12	Example of Incorrect Board Design	98
Figure 5.13	Oscillation Stabilization Wait Time	99

Section 6 Power-Down Modes

Figure 6.1	Mode Transition Diagram	110
Figure 6.2	Standby Mode Transition and Pin States	120
Figure 6.3	External Input Signal Capture when Signal Changes before/after Standby Mode or Watch Mode	121

Section 7 ROM

Figure 7.1	Flash Memory Block Configuration	124
Figure 7.2	Programming/Erasing Flowchart Example in User Program Mode	132
Figure 7.3	Program/Program-Verify Flowchart	134
Figure 7.4	Erase/Erase-Verify Flowchart	137
Figure 7.5	Module Standby Mode Setting	140

Section 9 I/O Ports

Figure 9.1	Port 1 Pin Configuration	143
Figure 9.2	Port 3 Pin Configuration	151
Figure 9.3	Port 4 Pin Configuration	155
Figure 9.4	Port 5 Pin Configuration	159
Figure 9.5	Port 6 Pin Configuration	163
Figure 9.6	Port 7 Pin Configuration	166
Figure 9.7	Port 8 Pin Configuration	168
Figure 9.8	Port 9 Pin Configuration	170
Figure 9.9	Port A Pin Configuration	173
Figure 9.10	Port B Pin Configuration	176
Figure 9.11	Input/Output Data Inversion Function	180

Section 10 Realtime Clock (RTC)

Figure 10.1	Block Diagram of RTC	183
Figure 10.2	Definition of Time Expression	188
Figure 10.3	Initial Setting Procedure	192
Figure 10.4	Example: Reading of Inaccurate Time Data	193

Section 11 Timer F

Figure 11.1	Block Diagram of Timer F	196
-------------	--------------------------------	-----

Figure 11.2	TMOFH/TMOFL Output Timing.....	203
Figure 11.3	Clear Interrupt Request Flag when Interrupt Source Generation Signal is Valid...	207

Section 12 16-Bit Timer Pulse Unit (TPU)

Figure 12.1	Block Diagram of TPU.....	211
Figure 12.2	16-Bit Register Access Operation [CPU ↔ TCNT (16 Bits)].....	226
Figure 12.3	8-Bit Register Access Operation [CPU ↔ TCR (Upper 8 Bits)]	226
Figure 12.4	8-Bit Register Access Operation [CPU ↔ TMDR (Lower 8 Bits)]	227
Figure 12.5	8-Bit Register Access Operation [CPU ↔ TCR and TMDR (16 Bits)]	227
Figure 12.6	Example of Counter Operation Setting Procedure	228
Figure 12.7	Free-Running Counter Operation.....	229
Figure 12.8	Periodic Counter Operation.....	229
Figure 12.9	Example of Setting Procedure for Waveform Output by Compare Match.....	230
Figure 12.10	Example of 0 Output/1 Output Operation	230
Figure 12.11	Example of Toggle Output Operation	231
Figure 12.12	Example of Setting Procedure for Input Capture Operation.....	231
Figure 12.13	Example of Input Capture Operation.....	232
Figure 12.14	Example of Synchronous Operation Setting Procedure	233
Figure 12.15	Example of Synchronous Operation.....	234
Figure 12.16	Setting Procedure for Operation with Cascaded Operation.....	235
Figure 12.17	Example of Operation with Cascaded Connection.....	236
Figure 12.18	Example of PWM Mode Setting Procedure	238
Figure 12.19	Example of PWM Mode Operation (1)	238
Figure 12.20	Example of PWM Mode Operation (2)	239
Figure 12.21	Example of PWM Mode Operation (3)	240
Figure 12.22	Count Timing in Internal Clock Operation.....	242
Figure 12.23	Count Timing in External Clock Operation.....	242
Figure 12.24	Output Compare Output Timing	243
Figure 12.25	Input Capture Input Signal Timing.....	243
Figure 12.26	Counter Clear Timing (Compare Match)	244
Figure 12.27	Counter Clear Timing (Input Capture)	244
Figure 12.28	TGI Interrupt Timing (Compare Match)	245
Figure 12.29	TGI Interrupt Timing (Input Capture)	245
Figure 12.30	TCIV Interrupt Setting Timing.....	246
Figure 12.31	Timing for Status Flag Clearing by CPU	246
Figure 12.32	Contention between TCNT Write and Clear Operation	248
Figure 12.33	Contention between TCNT Write and Increment Operation.....	248
Figure 12.34	Contention between TGR Write and Compare Match.....	249
Figure 12.35	Contention between TGR Read and Input Capture	250
Figure 12.36	Contention between TGR Write and Input Capture	250
Figure 12.37	Contention between Overflow and Counter Clearing.....	251
Figure 12.38	Contention between TCNT Write and Overflow.....	251

Section 13 Asynchronous Event Counter (AEC)

Figure 13.1	Block Diagram of Asynchronous Event Counter	254
Figure 13.2	Software Procedure when Using ECH and ECL as 16-Bit Event Counter	262
Figure 13.3	Software Procedure when Using ECH and ECL as 8-Bit Event Counters	263
Figure 13.4	Event Counter Operation Waveform	264
Figure 13.5	Example of Clock Control Operation	265

Section 14 Watchdog Timer

Figure 14.1	Block Diagram of Watchdog Timer	269
Figure 14.2	Example of Watchdog Timer Operation	274
Figure 14.3	Interval Timer Mode Operation	275
Figure 14.4	Timing of OVF Flag Setting	275

Section 15 Serial Communication Interface 3 (SCI3, IrDA)

Figure 15.1 (1)	Block Diagram of SCI3_1	279
Figure 15.1 (2)	Block Diagram of SCI3_2	280
Figure 15.2	Data Format in Asynchronous Communication	300
Figure 15.3	Relationship between Output Clock and Transfer Data Phase (Asynchronous Mode) (Example with 8-Bit Data, Parity, Two Stop Bits)	300
Figure 15.4	Sample SCI3 Initialization Flowchart	304
Figure 15.5	Example SCI3 Operation in Transmission in Asynchronous Mode (8-Bit Data, Parity, One Stop Bit)	305
Figure 15.6	Sample Serial Transmission Flowchart (Asynchronous Mode)	306
Figure 15.7	Example SCI3 Operation in Reception in Asynchronous Mode (8-Bit Data, Parity, One Stop Bit)	308
Figure 15.8	Sample Serial Data Reception Flowchart (Asynchronous Mode) (1)	309
Figure 15.8	Sample Serial Data Reception Flowchart (Asynchronous Mode) (2)	310
Figure 15.9	Data Format in Clocked Synchronous Communication	311
Figure 15.10	Example of SCI3 Operation in Transmission in Clocked Synchronous Mode	312
Figure 15.11	Sample Serial Transmission Flowchart (Clocked Synchronous Mode)	313
Figure 15.12	Example of SCI3 Reception Operation in Clocked Synchronous Mode	314
Figure 15.13	Sample Serial Reception Flowchart (Clocked Synchronous Mode)	315
Figure 15.14	Sample Flowchart of Simultaneous Serial Transmit and Receive Operations (Clocked Synchronous Mode)	316
Figure 15.15	Example of Communication Using Multiprocessor Format (Transmission of Data H'AA to Receiving Station A)	317
Figure 15.16	Sample Multiprocessor Serial Transmission Flowchart	318
Figure 15.17	Sample Multiprocessor Serial Reception Flowchart (1)	319
Figure 15.17	Sample Multiprocessor Serial Reception Flowchart (2)	320
Figure 15.18	Example of SCI3 Operation in Reception Using Multiprocessor Format (Example with 8-Bit Data, Multiprocessor Bit, One Stop Bit)	321
Figure 15.19	IrDA Block Diagram	322
Figure 15.20	IrDA Transmission and Reception	323
Figure 15.21 (a)	RDRF Setting and RXI Interrupt	327

Figure 15.21 (b) TDRE Setting and TXI Interrupt	327
Figure 15.21 (c) TEND Setting and TEI Interrupt.....	327
Figure 15.22 Receive Data Sampling Timing in Asynchronous Mode	329
Figure 15.23 Relation between RDR Read Timing and Data	331
Section 16 Serial Communication Interface 4 (SCI4)	
Figure 16.1 Block Diagram of SCI4	334
Figure 16.2 Data Transfer Format	342
Figure 16.3 Flowchart Example of SCI4 Initialization	343
Figure 16.4 Flowchart Example of Data Transmission	344
Figure 16.5 Transmit Operation Example	345
Figure 16.6 Flowchart Example of Data Reception	346
Figure 16.7 Receive Operation Example	347
Figure 16.8 Flowchart Example of Simultaneous Transmission and Reception	348
Figure 16.9 Relationship between Reading RDR4 and RDRF	351
Figure 16.10 Transfer Format when Internal Clock of $\phi/2$ is Selected	351
Section 17 14-Bit PWM	
Figure 17.1 Block Diagram of 14-Bit PWM	353
Figure 17.2 Waveform Output by PWM	357
Section 18 A/D Converter	
Figure 18.1 Block Diagram of A/D Converter	360
Figure 18.2 External Trigger Input Timing	364
Figure 18.3 Example of A/D Conversion Operation	366
Figure 18.4 Flowchart of Procedure for Using A/D Converter (Polling by Software)	367
Figure 18.5 Flowchart of Procedure for Using A/D Converter (Interrupts Used)	367
Figure 18.6 A/D Conversion Accuracy Definitions (1)	368
Figure 18.7 A/D Conversion Accuracy Definitions (2)	369
Figure 18.8 Example of Analog Input Circuit	370
Section 19 $\Delta\Sigma$ A/D Converter	
Figure 19.1 Block Diagram of $\Delta\Sigma$ A/D Converter	372
Figure 19.2 Example of $\Delta\Sigma$ A/D Conversion Operation (Wait Mode)	381
Figure 19.3 Flowchart of Procedure for Using $\Delta\Sigma$ A/D Converter (Polling by Software)	382
Figure 19.4 Flowchart of Procedure for Using $\Delta\Sigma$ A/D Converter (Interrupts Used)	382
Figure 19.5 Example of $\Delta\Sigma$ A/D Conversion Operation (Continuous Mode)	383
Section 20 LCD Controller/Driver	
Figure 20.1 Block Diagram of LCD Controller/Driver	386
Figure 20.2 Handling of LCD Drive Power Supply when Using 1/2 Duty	395
Figure 20.3 LCD RAM Map (1/4 Duty)	397
Figure 20.4 LCD RAM Map (1/3 Duty)	397
Figure 20.5 LCD RAM Map (1/2 Duty)	398
Figure 20.6 LCD RAM Map (Static Mode)	398
Figure 20.7 Output Waveforms for Each Duty Cycle (A Waveform)	399

Figure 20.8	Output Waveforms for Each Duty Cycle (B Waveform)	400
Figure 20.9	Capacitance Connection when Using 3-V Constant-Voltage Power Supply Circuit	402
Figure 20.10	Connection of External Split Resistor	403
Section 21 I²C Bus Interface 2 (IIC2)		
Figure 21.1	Block Diagram of I ² C Bus Interface 2	406
Figure 21.2	External Circuit Connections of I/O Pins	407
Figure 21.3	I ² C Bus Formats	419
Figure 21.4	I ² C Bus Timing	419
Figure 21.5	Master Transmit Mode Operation Timing (1)	421
Figure 21.6	Master Transmit Mode Operation Timing (2)	421
Figure 21.7	Master Receive Mode Operation Timing (1)	423
Figure 21.8	Master Receive Mode Operation Timing (2)	423
Figure 21.9	Slave Transmit Mode Operation Timing (1)	424
Figure 21.10	Slave Transmit Mode Operation Timing (2)	425
Figure 21.11	Slave Receive Mode Operation Timing (1)	426
Figure 21.12	Slave Receive Mode Operation Timing (2)	426
Figure 21.13	Clocked Synchronous Serial Transfer Format	427
Figure 21.14	Transmit Mode Operation Timing	428
Figure 21.15	Receive Mode Operation Timing	429
Figure 21.16	Block Diagram of Noise Canceler	429
Figure 21.17	Sample Flowchart for Master Transmit Mode	430
Figure 21.18	Sample Flowchart for Master Receive Mode	431
Figure 21.19	Sample Flowchart for Slave Transmit Mode	432
Figure 21.20	Sample Flowchart for Slave Receive Mode	433
Figure 21.21	Timing of Bit Synchronous Circuit	435
Section 22 Power-On Reset Circuit		
Figure 22.1	Power-On Reset Circuit	437
Figure 22.2	Power-On Reset Circuit Operation Timing	438
Section 23 Address Break		
Figure 23.1	Block Diagram of Address Break	439
Figure 23.2	Address Break Interrupt Operation Example (1)	443
Figure 23.2	Address Break Interrupt Operation Example (2)	443
Section 25 Electrical Characteristics		
Figure 25.1	Power-On Reset Circuit Reset Timing	504
Figure 25.2	Clock Input Timing	506
Figure 25.3	$\overline{\text{RES}}$ Low Width Timing	506
Figure 25.4	Input Timing	506
Figure 25.5	SCK3 Input Clock Timing	507
Figure 25.6	SCI3 Input/Output Timing in Clocked Synchronous Mode	507
Figure 25.7	Clock Input Timing for TCLKA to TCLKC Pins	507

Figure 25.8 I ² C Bus Interface Input/Output Timing	508
Figure 25.9 Output Load Condition	508
Figure 25.10 Resonator Equivalent Circuit	509

Appendix

Figure B.1 (a) Port 1 Block Diagram (P16) (F-ZTAT Version)	541
Figure B.1 (b) Port 1 Block Diagram (P16) (Masked ROM Version)	541
Figure B.1 (c) Port 1 Block Diagram (P15 to P12)	542
Figure B.1 (d) Port 1 Block Diagram (P11, P10)	542
Figure B.2 (a) Port 3 Block Diagram (P37) (F-ZTAT Version)	543
Figure B.2 (b) Port 3 Block Diagram (P37) (Masked ROM Version)	543
Figure B.2 (c) Port 3 Block Diagram (P36) (F-ZTAT Version)	544
Figure B.2 (d) Port 3 Block Diagram (P36) (Masked ROM Version)	544
Figure B.2 (e) Port 3 Block Diagram (P32)	545
Figure B.2 (f) Port 3 Block Diagram (P31)	545
Figure B.2 (g) Port 3 Block Diagram (P30)	546
Figure B.3 (a) Port 4 Block Diagram (P42)	547
Figure B.3 (b) Port 4 Block Diagram (P41)	548
Figure B.3 (c) Port 4 Block Diagram (P40)	549
Figure B.4 Port 5 Block Diagram	550
Figure B.5 Port 6 Block Diagram	550
Figure B.6 Port 7 Block Diagram	551
Figure B.7 Port 8 Block Diagram	551
Figure B.8 (a) Port 9 Block Diagram (P93)	552
Figure B.8 (b) Port 9 Block Diagram (P92)	552
Figure B.8 (c) Port 9 Block Diagram (P91, P90)	553
Figure B.9 Port A Block Diagram	553
Figure B.10 (a) Port B Block Diagram (PB7, PB6)	554
Figure B.10 (b) Port B Block Diagram (PB5)	554
Figure B.10 (c) Port B Block Diagram (PB2 to PB0)	555
Figure D.1 Package Dimensions (FP-80A)	559
Figure D.2 Package Dimensions (TFP-80C)	560
Figure D.3 Package Dimensions (TLP-85V)	561
Figure E.1 Cross-Sectional View of Chip (HCD64338086R, HCD64338085R, HCD64338084R, and HCD64338083R)	562
Figure E.2 Cross-Sectional View of Chip (HCD64F38086R)	562
Figure F.1 Bonding Pad Form (HCD64F38086R, HCD64338086R, HCD64338085R, HCD64338084R, and HCD64338083R)	563
Figure G.1 Chip Tray Specifications (HCD64338086R, HCD64338085R, HCD64338084R, and HCD64338083R)	564
Figure G.2 Chip Tray Specifications (HCD64F38086R)	565

Tables

Section 1 Overview

Table 1.1	TLP-85V Pin Correspondence	6
Table 1.2	Pad Coordinate of HCD64F38086R	10
Table 1.3	Pin Functions	13

Section 2 CPU

Table 2.1	Operation Notation	28
Table 2.2	Data Transfer Instructions	29
Table 2.3	Arithmetic Operations Instructions (1)	30
Table 2.3	Arithmetic Operations Instructions (2)	31
Table 2.4	Logic Operations Instructions	32
Table 2.5	Shift Instructions	32
Table 2.6	Bit Manipulation Instructions (1)	33
Table 2.6	Bit Manipulation Instructions (2)	34
Table 2.7	Branch Instructions	35
Table 2.8	System Control Instructions	36
Table 2.9	Block Data Transfer Instructions	37
Table 2.10	Addressing Modes	39
Table 2.11	Absolute Address Access Ranges	40
Table 2.12	Effective Address Calculation (1)	42
Table 2.12	Effective Address Calculation (2)	43

Section 3 Exception Handling

Table 3.1	Exception Sources and Vector Address	54
Table 3.2	Interrupt Wait States	58
Table 3.3	Conditions under which Interrupt Request Flag is Set to 1	61

Section 4 Interrupt Controller

Table 4.1	Pin Configuration	66
Table 4.2	Interrupt Sources, Vector Addresses, and Interrupt Priorities	78
Table 4.3	Interrupt Control States	80
Table 4.4	Interrupt Response Times (States)	83

Section 5 Clock Pulse Generators

Table 5.1	Selection Method for System Clock Oscillator and On-Chip Oscillator	92
-----------	---	----

Section 6 Power-Down Modes

Table 6.1	Operating Frequency and Waiting Time	105
Table 6.2	Transition Mode after SLEEP Instruction Execution and Interrupt Handling	111
Table 6.3	Internal State in Each Operating Mode	112

Section 7 ROM

Table 7.1	Setting Programming Modes	129
-----------	---------------------------------	-----

Table 7.2	Boot Mode Operation	131
Table 7.3	System Clock Frequencies for which Automatic Adjustment of LSI Bit Rate is Possible	132
Table 7.4	Reprogram Data Computation Table	135
Table 7.5	Additional-Program Data Computation Table	135
Table 7.6	Programming Time	135
Table 7.7	Flash Memory Operating States	139

Section 10 Realtime Clock (RTC)

Table 10.1	Pin Configuration	184
Table 10.2	Interrupt Sources	194

Section 11 Timer F

Table 11.1	Pin Configuration	197
Table 11.2	Timer F Operating States	204

Section 12 16-Bit Timer Pulse Unit (TPU)

Table 12.1	TPU Functions	210
Table 12.2	Pin Configuration	211
Table 12.3	CCLR1 and CCLR0 (Channels 1 and 2)	213
Table 12.4	TPSC2 to TPSC0 (Channel 1)	214
Table 12.5	TPSC2 to TPSC0 (Channel 2)	214
Table 12.6	MD3 to MD0	215
Table 12.7	TIOR_1 (Channel 1)	217
Table 12.8	TIOR_2 (Channel 2)	218
Table 12.9	TIOR_1 (Channel 1)	219
Table 12.10	TIOR_2 (Channel 2)	220
Table 12.11	Counter Combination in Operation with Cascaded Connection	235
Table 12.12	PWM Output Registers and Output Pins	237
Table 12.13	TPU Interrupts	241

Section 13 Asynchronous Event Counter (AEC)

Table 13.1	Pin Configuration	254
Table 13.2	Examples of Event Counter PWM Operation	265
Table 13.3	Operating States of Asynchronous Event Counter	266
Table 13.4	Maximum Clock Frequency	267

Section 15 Serial Communication Interface 3 (SCI3, IrDA)

Table 15.1	SCI3 Channel Configuration	278
Table 15.2	Pin Configuration	281
Table 15.3	Examples of BRR Settings for Various Bit Rates (Asynchronous Mode) (1)	292
Table 15.3	Examples of BRR Settings for Various Bit Rates (Asynchronous Mode) (2)	292
Table 15.3	Examples of BRR Settings for Various Bit Rates (Asynchronous Mode) (3)	293
Table 15.3	Examples of BRR Settings for Various Bit Rates (Asynchronous Mode) (4)	293
Table 15.4	Relation between n and Clock	294
Table 15.5	Maximum Bit Rate for Each Frequency (Asynchronous Mode)	294

Table 15.6	BRR Settings for Various Bit Rates (Clocked Synchronous Mode) (1)	295
Table 15.6	BRR Settings for Various Bit Rates (Clocked Synchronous Mode) (2)	296
Table 15.7	Relation between n and Clock	297
Table 15.8	Data Transfer Formats (Asynchronous Mode)	301
Table 15.9	SMR Settings and Corresponding Data Transfer Formats	302
Table 15.10	SMR and SCR Settings and Clock Source Selection	303
Table 15.11	SSR Status Flags and Receive Data Handling	308
Table 15.12	IrCKS2 to IrCKS0 Bit Settings	324
Table 15.13	SCI3 Interrupt Requests	325
Table 15.14	Transmit/Receive Interrupts	326
Section 16 Serial Communication Interface 4 (SCI4)		
Table 16.1	Pin Configuration	334
Table 16.2	Prescaler Division Ratio and Transfer Clock Cycle (Internal Clock)	340
Table 16.3	SCI4 Interrupt Sources	349
Section 17 14-Bit PWM		
Table 17.1	Pin Configuration	354
Table 17.2	PWM Operating States	357
Section 18 A/D Converter		
Table 18.1	Pin Configuration	361
Table 18.2	Operating States of A/D Converter	364
Section 19 $\Delta\Sigma$ A/D Converter		
Table 19.1	Pin Configuration	373
Table 19.2	Operating States of $\Delta\Sigma$ A/D Converter	379
Section 20 LCD Controller/Driver		
Table 20.1	Pin Configuration	387
Table 20.2	Duty Cycle and Common Function Selection	389
Table 20.3	Segment Driver Selection	389
Table 20.4	Frame Frequency Selection	391
Table 20.5	Output Levels	401
Table 20.6	Power-Down Modes and Display Operation	403
Section 21 I²C Bus Interface 2 (IIC2)		
Table 21.1	Pin Configuration	407
Table 21.2	Transfer Rate	409
Table 21.3	Interrupt Requests	434
Table 21.4	Time for Monitoring SCL	435
Section 23 Address Break		
Table 23.1	Access and Data Bus Used	441
Table 23.2	Operating States of Address Break	444

Section 25 Electrical Characteristics

Table 25.1	Absolute Maximum Ratings	463
Table 25.2	DC Characteristics	467
Table 25.3	Control Signal Timing	473
Table 25.4	Serial Interface Timing	475
Table 25.5	I ² C Bus Interface Timing	476
Table 25.6	A/D Converter Characteristics	477
Table 25.7	$\Delta\Sigma$ A/D Converter Characteristics	478
Table 25.8	LCD Characteristics	481
Table 25.9	Power-On Reset Circuit Characteristics	482
Table 25.10	Watchdog Timer Characteristics	482
Table 25.11	Flash Memory Characteristics	483
Table 25.12	Absolute Maximum Ratings	485
Table 25.13	DC Characteristics	488
Table 25.14	Control Signal Timing	494
Table 25.15	Serial Interface Timing	497
Table 25.16	I ² C Bus Interface Timing	498
Table 25.17	A/D Converter Characteristics	499
Table 25.18	$\Delta\Sigma$ A/D Converter Characteristics	500
Table 25.19	LCD Characteristics	503
Table 25.20	Power-On Reset Circuit Characteristics	504
Table 25.21	Watchdog Timer Characteristics	505

Appendix

Table A.1	Instruction Set	513
Table A.2	Operation Code Map (1)	526
Table A.2	Operation Code Map (2)	527
Table A.2	Operation Code Map (3)	528
Table A.3	Number of Cycles in Each Instruction	530
Table A.4	Number of Cycles in Each Instruction	531
Table A.5	Combinations of Instructions and Addressing Modes	540

Section 1 Overview

1.1 Features

- High-speed H8/300H central processing unit with an internal 16-bit architecture
Upward-compatible with H8/300 CPU on an object level
Sixteen 16-bit general registers
62 basic instructions
- Various peripheral functions
RTC (can be used as a free-running counter)
Asynchronous event counter (AEC)
LCD controller/driver
Timer F
16-bit timer pulse unit (TPU)
14-bit PWM
Watchdog timer
SCI (Asynchronous or clocked synchronous serial communication interface)
I²C bus interface (conforms to the I²C bus interface format that is advocated by Philips Electronics)
10-bit A/D converter
14-bit $\Delta\Sigma$ A/D converter

- On-chip memory

Product Classification		Model	ROM	RAM
Flash memory version (F-ZTAT™ version)	H8/38086RF	HD64F38086R	52 kbytes*	2 kbytes
Masked ROM version	H8/38086R	HD64338086R	48 kbytes	2 kbytes
	H8/38085R	HD64338085R	40 kbytes	2 kbytes
	H8/38084R	HD64338084R	32 kbytes	1 kbyte
	H8/38083R	HD64338083R	24 kbytes	1 kbyte

Note: F-ZTAT™ is a trademark of Renesas Technology Corp.

* 4-kbyte area of 52-kbyte ROM is used for the E7. When the E7 is not used, 52-kbyte area is available.

- General I/O ports
I/O pins: 55 I/O pins, including 4 large current ports ($I_{OL} = 15 \text{ mA}$, @ $V_{OL} = 1.0 \text{ V}$)
Input-only pins: 8 input pins
- Supports various power-down states
- Compact package

Package	Code	Body Size	Pin Pitch	Remarks
QFP-80	FP-80A	14 × 14 mm	0.65 mm	
TQFP-80	TFP-80C	12 × 12 mm	0.5 mm	
P-TFLGA-85	TLP-85V	7 × 7 mm	0.65 mm	

1.2 Internal Block Diagram




Figure 1.1 Internal Block Diagram of H8/38086R Group

1.3 Pin Assignment





Figure 1.2 Pin Assignment of H8/38086R Group (FP-80A, TFP-80C)



Note: For details on pin correspondence, refer to table 1.1.

Figure 1.3 Pin Assignment of H8/38086R Group (TLP-85V)

Table 1.1 TLP-85V Pin Correspondence

Pin Name	
H8/38086R Group	Pin Symbol (TLP-85V)
P13/TIOCB1/TCLKB	B1
P14/TIOCA2/TCLKC	C1
P15/TIOCB2	B2
P16/SCK4	C2
P30/SCK32/TMOW	D1
P31/RXD32/SDA	D3
P32/TXD32/SCL	D2
P36/SI4	E1
P37/SO4	E3
X1	F2
X2	E2
Vss	F3
OSC2	G3
OSC1	F1
TEST/ADTRG	G2
RES	H2
NMI	G1
P40/SCK31/TMIF	H3
P41/RXD31/IrRXD/TMOFL	J1
P42/TXD31/IrTXD/TMOFH	H1
NC	K1
Vcc	K2
C1	K3
C2	J2
V1	J3
V2	K4
V3	H4
PA0/COM1	J4
PA1/COM2	K5
PA2/COM3	H5
PA3/COM4	J6

Pin Name	
H8/38086R Group	Pin Symbol (TLP-85V)
P50/WKP0/SEG1	J5
P51/WKP1/SEG2	H6
P52/WKP2/SEG3	H7
P53/WKP3/SEG4	K6
P54/WKP4/SEG5	J7
P55/WKP5/SEG6	J8
P56/WKP6/SEG7	K7
P57/WKP7/SEG8	H8
P60/SEG9	K9
P61/SEG10	K8
NC	K10
P62/SEG11	J10
P63/SEG12	H10
P64/SEG13	J9
P65/SEG14	H9
P66/SEG15	G10
P67/SEG16	G8
P70/SEG17	G9
P71/SEG18	F10
P72/SEG19	F8
P73/SEG20	E9
P74/SEG21	F9
P75/SEG22	E8
P76/SEG23	D8
P77/SEG24	E10
P80/SEG25	D9
P81/SEG26	C9
P82/SEG27	D10
P83/SEG28	C8
P84/SEG29	B10
P85/SEG30	C10

Pin Name	
H8/38086R Group	Pin Symbol (TLP-85V)
NC	A10
P86/SEG31	A9
P87/SEG32	A8
PB7/Ain1	B9
PB6/Ain2	B8
PB5/Vref/REF	A7
ACOM	C7
DVcc	B7
AVss	A6
AVcc	C6
PB2/AN2/ $\overline{\text{IRQ3}}$	B5
PB1/AN1/ $\overline{\text{IRQ1}}$	B6
PB0/AN0/ $\overline{\text{IRQ0}}$	C5
IRQAEC	C4
P90/PWM1	A5
P91/PWM2	B4
P92/ $\overline{\text{IRQ4}}$	B3
P93	A4
P10/AEVH	C3
P11/AEVL	A2
P12/TIOCA1/TCLKA	A3
NC	A1
NC	D4




Figure 1.4 Pad Assignment of HCD64F38086R (Top View)

Table 1.2 Pad Coordinate of HCD64F38086R

Pad No.	Pad Name	Coordinate	
		X (μm)	Y (μm)
1	P13/TIOCB1/TCLKB	-2223	1797
2	P14/TIOCA2/TCLKC	-2223	1615
3	P15/TIOCB2	-2223	1434
4	P16/SCK4	-2223	1295
5	P30/SCK32/TMOW	-2223	1150
6	P31/RXD32/SDA	-2223	941
7	P32/TXD32/SCL	-2223	732
8	P36/SI4	-2223	523
9	P37/SO4	-2223	314
10	X1	-2223	105
11	X2	-2223	-105
12	Vss	-2223	-314
13	Vss	-2223	-418
14	OSC2	-2223	-523
15	OSC1	-2223	-732
16	TEST/ADTRG	-2223	-941
17	RES	-2223	-1150
18	NMI	-2223	-1360
19	P40/SCK31/TMIF	-2223	-1569
20	P41/RXD31/IrRXD/TMOFL	-2223	-1778
21	P42/TXD31/IrTXD/TMOFH	-2223	-1987
22	Vcc	-1987	-2223
23	C1	-1775	-2223
24	C2	-1569	-2223
25	V1	-1360	-2223
26	V2	-1150	-2223
27	V3	-941	-2223
28	PA0/COM1	-732	-2223
29	PA1/COM2	-523	-2223
30	PA2/COM3	-314	-2223
31	PA3/COM4	-105	-2223

Pad No.	Pad Name	Coordinate	
		X (μm)	Y (μm)
32	P50/WKP0/SEG1	105	-2223
33	P51/WKP1/SEG2	314	-2223
34	P52/WKP2/SEG3	523	-2223
35	P53/WKP3/SEG4	732	-2223
36	P54/WKP4/SEG5	941	-2223
37	P55/WKP5/SEG6	1150	-2223
38	P56/WKP6/SEG7	1360	-2223
39	P57/WKP7/SEG8	1569	-2223
40	P60/SEG9	1778	-2223
41	P61/SEG10	1987	-2223
42	P62/SEG11	2223	-1987
43	P63/SEG12	2223	-1778
44	P64/SEG13	2223	-1569
45	P65/SEG14	2223	-1360
46	P66/SEG15	2223	-1150
47	P67/SEG16	2223	-941
48	P70/SEG17	2223	-732
49	P71/SEG18	2223	-523
50	P72/SEG19	2223	-314
51	P73/SEG20	2223	-105
52	P74/SEG21	2223	105
53	P75/SEG22	2223	314
54	P76/SEG23	2223	523
55	P77/SEG24	2223	660
56	P80/SEG25	2223	941
57	P81/SEG26	2223	1222
58	P82/SEG27	2223	1360
59	P83/SEG28	2223	1569
60	P84/SEG29	2223	1778
61	P85/SEG30	2223	1987

Pad No.	Pad Name	Coordinate	
		X (μm)	Y (μm)
62	P86/SEG31	1987	2223
63	P87/SEG32	1852	2223
64	PB7/Ain1	1483	2223
65	PB6/Ain2	1341	2223
66	PB5/Vref/REF	1150	2223
67	ACOM	941	2223
68	DVcc	732	2223
69	AVss	523	2223
70	AVcc	314	2223
71	PB2/AN2/ $\overline{\text{IRQ3}}$	105	2223
72	PB1/AN1/ $\overline{\text{IRQ1}}$	-105	2223
73	PB0/AN0/ $\overline{\text{IRQ0}}$	-314	2223
74	IRQAEC	-523	2223
75	P90/PWM1	-732	2223
76	P91/PWM2	-941	2223
77	P92/ $\overline{\text{IRQ4}}$	-1150	2223
78	P93	-1360	2223
79	P10/AEVH	-1569	2223
80	P11/AEVL	-1778	2223
81	P12/TIOCA1/TCLKA	-1987	2223

Note: The power supply (Vss) pads in pad numbers 12 and 13 must not be open but connected.
When the TEST pad in pad number 16 is not used as the $\overline{\text{ADTRG}}$ pin, it must be connected to the Vss voltage level. If not, this LSI does not operate correctly.
When the TEST pad is used as the $\overline{\text{ADTRG}}$ pin, the function should be changed to the $\overline{\text{ADTRG}}$ pin at Vss voltage level during a reset in advance.

1.4 Pin Functions

Table 1.3 Pin Functions

Type	Symbol	Pin No.		Pad No.* ¹	Pad No.* ²	I/O	Functions
		FP-80A, TFP-80C	TLP-85V				
Power supply pins	DVcc	67	B7	68	TBD	Input	Analog power supply pins for the $\Delta\Sigma$ A/D converter. When the $\Delta\Sigma$ A/D converter is not used, connect this pin to the system power supply.
	Vcc	21	K2	22	TBD	Input	Power supply pins. Connect this pin to the system power supply.
	Vss	12	F3	12, 13	TBD	Input	Ground pins. Connect this pin to the system power supply (0 V).
	AVcc	69	C6	70	TBD	Input	Analog power supply pins for the A/D converter. When the A/D converter is not used, connect this pin to the system power supply.
	AVss	68 (= Vss)	A6 (= Vss)	69	TBD	Input	Ground pins for the A/D converter. Connect this pin to the system power supply (0 V).
	V1 to V3	24 to 26	J3, K4, H4	25 to 27	TBD	Input	Power supply pins for the LCD controller/driver.
	C1	22	K3	23	TBD	Input	Capacitance pins for stepping up the LCD drive power supply.
	C2	23	J2	24	TBD	Input	
Clock pins	OSC1	14	F1	15	TBD	Input	These pins connect with crystal or ceramic resonator for the system clock, or can be used to input an external clock. See section 5, Clock Pulse Generators, for a typical connection.
	OSC2	13	G3	14	TBD	Output	
	X1	10	F2	10	TBD	Input	These pins connect with a 32.768- or 38.4-kHz crystal resonator for the subclock. See section 5, Clock Pulse Generators, for a typical connection.
	X2	11	E2	11	TBD	Output	
System control	RES	16	H2	17	TBD	Input	Reset pins. The power-on reset circuit is incorporated. When externally driven low, the chip is reset.

Type	Symbol	Pin No.		Pad No.* ¹	Pad No.* ²	I/O	Functions
		FP-80A, TFP-80C	TLP-85V				
System control	TEST	15	G2	16	TBD	Input	Test pins. Also used as the $\overline{\text{ADTRG}}$ pin. When this pin is not used as the $\overline{\text{ADTRG}}$ pin, users cannot use this pin. Connect this pin to Vss. When this pin is used as the $\overline{\text{ADTRG}}$ pin, see section 18.4.2, External Trigger Input Timing.
Interrupt pins	$\overline{\text{NMI}}$	17	G1	18	TBD	Input	NMI interrupt request pins. Non-maskable interrupt request input pin.
	$\overline{\text{IRQ0}}$	72	C5	73	TBD	Input	External interrupt request input pins. Can select the rising or falling edge.
	$\overline{\text{IRQ1}}$	71	B6	72	TBD	Input	
	$\overline{\text{IRQ3}}$	70	B5	71	TBD	Input	
	$\overline{\text{IRQ4}}$	76	B3	77	TBD	Input	
	IRQAEC	73	C4	74	TBD	Input	Interrupt input pins for the asynchronous event counter. This pin enables the asynchronous event input. In the masked ROM version, this pin controls turning on/off the on-chip oscillator during a reset.
	$\overline{\text{WKP0}}$ to $\overline{\text{WKP7}}$	31 to 38	J5, H6, H7, K6, J7, J8, K7, H8	32 to 39	TBD	Input	Wakeup interrupt request input pins. Can select the rising or falling edge.
16-bit timer pulse unit (TPU)	TIOCA1	80	A3	81	TBD	I/O	Pins for the TGR1A input capture input or output compare output, or PWM output.
	TIOCB1	1	B1	1	TBD	I/O	Pins for the TGR1B input capture input or output compare output, or PWM output.
	TIOCA2	2	C1	2	TBD	I/O	Pins for the TGR2A input capture input or output compare output, or PWM output.
	TIOCB2	3	B2	3	TBD	I/O	Pins for the TGR2B input capture input or output compare output, or PWM output.
	TCLKA	80	A3	81	TBD	Input	External clock input pins.
	TCLKB	1	B1	1	TBD	Input	
	TCLKC	2	C1	2	TBD	Input	

Type	Symbol	Pin No.		Pad No.* ¹	Pad No.* ²	I/O	Functions
		FP-80A, TFP-80C	TLP-85V				
Timer F	TMIF	18	H3	19	TBD	Input	Event input pins for input to the timer F counter.
	TMOFL	19	J1	20	TBD	Output	Output pins for waveforms generated by the timer FL output compare function.
	TMOFH	20	H1	21	TBD	Output	Output pins for waveforms generated by the timer FH output compare function.
Asynchronous event counter (AEC)	AEVL	79	A2	80	TBD	Input	Event input pins for input to the asynchronous event counter.
	AEVH	78	C3	79	TBD	Input	
RTC	TMOW	5	D1	5	TBD	Output	Divided clock output pins for the RTC.
14-bit PWM	PWM1	74	A5	75	TBD	Output	Output pins for waveforms generated by the 14-bit PWM in PWM channels 1 and 2.
	PWM2	75	B4	76	TBD	Output	
Serial communication interface 4 (SCI4) (F-ZTAT version only)	SCK4	4	C2	4	TBD	I/O	Transfer clock pins for SCI4 data transmission/reception. When the E7 or on-chip emulator debugger is used, this pin is not available.
	SI4	8	E1	8	TBD	Input	SCI4 data input pins. When the E7 or on-chip emulator debugger is used, this pin is not available.
	SO4	9	E3	9	TBD	Output	SCI4 data output pins. When the E7 or on-chip emulator debugger is used, this pin is not available.
Serial communication interface 3 (SCI3)	SCK31	18	H3	19	TBD	I/O	SCI3_1 clock I/O pins.
	RXD31/IrRXD	19	J1	20	TBD	Input	SCI3_1 data input pins or data input pins for the IrDA format.
	TXD31/IrTXD	20	H1	21	TBD	Output	SCI3_1 data output pins or data output pins for the IrDA format.
	SCK32	5	D1	5	TBD	I/O	SCI3_2 clock I/O pins.
	RXD32	6	D3	6	TBD	Input	SCI3_2 data input pins.
	TXD32	7	D2	7	TBD	Output	SCI3_2 data output pins.

Type	Symbol	Pin No.		Pad No.* ¹	Pad No.* ²	I/O	Functions
		FP-80A, TFP-80C	TLP-85V				
A/D converter	AN0 to AN2	72 to 70	C5, B6, B5	73 to 71	TBD	Input	Analog data input pins for the A/D converter.
	ADTRG	15	G2	16	TBD	Input	External trigger input pins for the A/D converter.
$\Delta\Sigma$ A/D converter	ACOM	66	C7	67	TBD	Output	Pins for stabilizing analog block voltage of the $\Delta\Sigma$ A/D converter. A capacitor should be connected between $\Delta\Sigma$ A/D converter and GND.
	REF	65	A7	66	TBD	Output	Output pins for internal reference voltage of the $\Delta\Sigma$ A/D converter. These pins output internal reference voltage.
	Vref	65	A7	66	TBD	Input	External reference voltage pins of the $\Delta\Sigma$ A/D converter. These pins input reference voltage.
	Ain2	64	B8	65	TBD	Input	Analog input pins for the $\Delta\Sigma$ A/D converter.
	Ain1	63	B9	64	TBD	Input	Analog input pins for the $\Delta\Sigma$ A/D converter.
I ² C bus interface 2 (IIC2)	SDA	6	D3	6	TBD	I/O	IIC data I/O pins.
	SCL	7	D2	7	TBD	I/O	IIC clock I/O pins.
LCD controller/ driver	COM1 to COM4	27 to 30	J4, K5, H5, J6	28 to 31	TBD	Output	LCD common output pins.
	SEG1 to SEG8	31 to 38	J5, H6, H7, K6, J7, J8, K7, H8	32 to 39	TBD	Output	LCD segment output pins.
	SEG9 to SEG16	39 to 46	K9, K8, J10 H10, J9, H9, G8	40 to 47	TBD	Output	
	SEG17 to SEG24	47 to 54	G9, F10, F8, E9, F9, E8, D8, E10	48 to 55	TBD	Output	
	SEG25 to SEG32	55 to 62	D9, C9, D10, C8, B10, C10, A9, A8	56 to 63	TBD	Output	

Type	Symbol	Pin No.		Pad No.* ¹	Pad No.* ²	I/O	Functions
		FP-80A, TFP-80C	TLP-85V				
I/O ports	P10 to P12	78 to 80	C3, A2, A3	79 to 81	TBD	I/O	7-bit I/O pins. Input or output can be designated for each bit by means of the port control register 1 (PCR1).
	P13 to P16	1 to 4	B1, C1, B2, C2	1 to 4	TBD		
	P30 to P32, P36, P37	5 to 9	D1, D3, D2, E1, E3	5 to 9	TBD	I/O	5-bit I/O pins. Input or output can be designated for each bit by means of the port control register 3 (PCR3).
	P40 to P42	18 to 20	H3, J1, H1	19 to 21	TBD	I/O	3-bit I/O pins. Input or output can be designated for each bit by means of the port control register 4 (PCR4).
	P50 to P57	31 to 38	J5, H6, H7, K6, J7, J8, K7, H8	32 to 39	TBD	I/O	8-bit I/O pins. Input or output can be designated for each bit by means of the port control register 5 (PCR5).
	P60 to P67	39 to 46	K9, K8, J10, H10, J9, H9, G10, G8	40 to 47	TBD	I/O	8-bit I/O pins. Input or output can be designated for each bit by means of the port control register 6 (PCR6).
	P70 to P77	47 to 54	G9, F10, F8, E9, F9, E8, D8, E10	48 to 55	TBD	I/O	8-bit I/O pins. Input or output can be designated for each bit by means of the port control register 7 (PCR7).
	P80 to P87	55 to 62	D9, C9, D10, C8, B10, C10, A9, A8	56 to 63	TBD	I/O	8-bit I/O pins. Input or output can be designated for each bit by means of the port control register 8 (PCR8).
	P90 to P93	74 to 77	A5, B4, B3, A4	75 to 78	TBD	I/O	4-bit I/O pins. Input or output can be designated for each bit by means of the port control register 9 (PCR9).

Type	Symbol	Pin No.		Pad No.* ¹	Pad No.* ²	I/O	Functions
		FP-80A, TFP-80C	TLP-85V				
I/O ports	PA0 to PA3	27 to 30	J4, K5, H5, J6	28 to 31	TBD	I/O	4-bit I/O pins. Input or output can be designated for each bit by means of the port control register A (PCRA).
	PB0 to PB2, PB5 to PB7	72 to 70, 65 to 63	C5, B6, B5, A7, B8, B9	73 to 71, 66 to 64	TBD	Input	6-bit input-only pins

Notes: 1. Pad no. for the flash memory version.
2. Pad no. for the masked ROM version.

Section 2 CPU

This LSI has an H8/300H CPU with an internal 32-bit architecture that is upward-compatible with the H8/300 CPU, and supports only normal mode, which has a 64-kbyte address space.

- Upward-compatible with H8/300 CPUs
 - Can execute H8/300 CPUs object programs
 - Additional eight 16-bit extended registers
 - 32-bit transfer and arithmetic and logic instructions are added
 - Signed multiply and divide instructions are added.
- General-register architecture
 - Sixteen 16-bit general registers also usable as sixteen 8-bit registers and eight 16-bit registers, or eight 32-bit registers
- Sixty-two basic instructions
 - 8/16/32-bit data transfer and arithmetic and logic instructions
 - Multiply and divide instructions
 - Powerful bit-manipulation instructions
- Eight addressing modes
 - Register direct [Rn]
 - Register indirect [@ERn]
 - Register indirect with displacement [@(d:16,ERn) or @(d:24,ERn)]
 - Register indirect with post-increment or pre-decrement [@ERn+ or @-ERn]
 - Absolute address [@aa:8, @aa:16, @aa:24]
 - Immediate [#xx:8, #xx:16, or #xx:32]
 - Program-counter relative [@(d:8,PC) or @(d:16,PC)]
 - Memory indirect [@@aa:8]
- 64-kbyte address space
- High-speed operation
 - All frequently-used instructions execute in one or two states
 - 8/16/32-bit register-register add/subtract : 2 state
 - 8 × 8-bit register-register multiply : 14 states
 - 16 ÷ 8-bit register-register divide : 14 states
 - 16 × 16-bit register-register multiply : 22 states
 - 32 ÷ 16-bit register-register divide : 22 states
- Power-down state
 - Transition to power-down state by SLEEP instruction

2.1 Address Space and Memory Map

The address space of this LSI is 64 kbytes, which includes the program area and the data area. Figure 2.1 shows the memory map.

HD64F38086R (Flash memory version)	HD64338086R (Masked ROM version)	HD64338085R (Masked ROM version)	HD64338084R (Masked ROM version)	HD64338083R (Masked ROM version)
H'0000 H'0057 H'0058	H'0000 H'0057 H'0058	H'0000 H'0057 H'0058	H'0000 H'0057 H'0058	H'0000 H'0057 H'0058
Interrupt vector	Interrupt vector	Interrupt vector	Interrupt vector	Interrupt vector
On-chip ROM (52 kbytes)	On-chip ROM (48 kbytes)	On-chip ROM (40 kbytes)	On-chip ROM (32 kbytes)	On-chip ROM (24 kbytes)
H'BFFF H'C000 H'FFFF	H'BFFF H'C000	H'9FFF H'A000	H'7FFF H'8000	H'5FFF H'6000
Flash memory	Not used	Not used	Not used	Not used
Not used	Not used	Not used	Not used	Not used
Internal I/O registers	Internal I/O registers	Internal I/O registers	Internal I/O registers	Internal I/O registers
H'F02F H'F030	H'F02F H'F030	H'F02F H'F030	H'F02F H'F030	H'F02F H'F030
Not used	Not used	Not used	Not used	Not used
H'F09F H'F0A0	H'F09F H'F0A0	H'F09F H'F0A0	H'F09F H'F0A0	H'F09F H'F0A0
Not used	Not used	Not used	Not used	Not used
H'F36F H'F370	H'F36F H'F370	H'F36F H'F370	H'F36F H'F370	H'F36F H'F370
LCD RAM (16 bytes)	LCD RAM (16 bytes)	LCD RAM (16 bytes)	LCD RAM (16 bytes)	LCD RAM (16 bytes)
H'F37F H'F380	H'F37F H'F380	H'F37F H'F380	H'F37F H'F380	H'F37F H'F380
Not used	Not used	Not used	Not used	Not used
H'F77F H'F780	H'F77F H'F780	H'F77F H'F780	Not used	Not used
On-chip RAM (3 kbytes)	On-chip RAM (2 kbytes)	On-chip RAM (2 kbytes)	Not used	Not used
User area	On-chip RAM (2 kbytes)	On-chip RAM (2 kbytes)	On-chip RAM (1 kbytes)	On-chip RAM (1 kbytes)
H'FB7F H'FB80	H'FB7F H'FB80	H'FB7F H'FB80	H'FB7F H'FB80	H'FB7F H'FB80
Internal I/O registers (128 bytes)	Internal I/O registers (128 bytes)	Internal I/O registers (128 bytes)	Internal I/O registers (128 bytes)	Internal I/O registers (128 bytes)
H'FFF7 H'FFF8	H'FFF7 H'FFF8	H'FFF7 H'FFF8	H'FFF7 H'FFF8	H'FFF7 H'FFF8
Not used	Not used	Not used	Not used	Not used
H'FFFF	H'FFFF	H'FFFF	H'FFFF	H'FFFF

Note: Area H'F380 to H'F77F is used by the E7, and is not available to the user.

Figure 2.1 Memory Map

2.2 Register Configuration

The H8/300H CPU has the internal registers shown in figure 2.2. There are two types of registers; general registers and control registers. The control registers are a 24-bit program counter (PC), and an 8-bit condition-code register (CCR).




Figure 2.2 CPU Registers

2.2.1 General Registers

The H8/300H CPU has eight 32-bit general registers. These general registers are all functionally identical and can be used as both address registers and data registers. When a general register is used as a data register, it can be accessed as a 32-bit, 16-bit, or 8-bit register. Figure 2.3 illustrates the usage of the general registers. When the general registers are used as 32-bit registers or address registers, they are designated by the letters ER (ER0 to ER7).

The ER registers divide into 16-bit general registers designated by the letters E (E0 to E7) and R (R0 to R7). These registers are functionally equivalent, providing a maximum of sixteen 16-bit registers. The E registers (E0 to E7) are also referred to as extended registers.

The R registers divide into 8-bit registers designated by the letters RH (R0H to R7H) and RL (R0L to R7L). These registers are functionally equivalent, providing a maximum of sixteen 8-bit registers.

The usage of each register can be selected independently.




Figure 2.3 Usage of General Registers

General register ER7 has the function of the stack pointer (SP) in addition to its general-register function, and is used implicitly in exception handling and subroutine calls. Figure 2.4 shows the relationship between the stack pointer and the stack area.




Figure 2.4 Relationship between Stack Pointer and Stack Area

2.2.2 Program Counter (PC)

This 24-bit counter indicates the address of the next instruction the CPU will execute. The length of all CPU instructions is 2 bytes (one word), so the least significant PC bit is ignored. (When an instruction is fetched, the least significant PC bit is regarded as 0). The PC is initialized when the start address is loaded by the vector address generated during reset exception-handling sequence.

2.2.3 Condition-Code Register (CCR)

This 8-bit register contains internal CPU status information, including an interrupt mask bit (I) and half-carry (H), negative (N), zero (Z), overflow (V), and carry (C) flags. The I bit is initialized to 1 by reset exception-handling sequence, but other bits are not initialized.

Some instructions leave flag bits unchanged. Operations can be performed on the CCR bits by the LDC, STC, ANDC, ORC, and XORC instructions. The N, Z, V, and C flags are used as branching conditions for conditional branch (Bcc) instructions.

For the action of each instruction on the flag bits, see Appendix A.1, Instruction List.

Bit	Bit Name	Initial Value	R/W	Description
7	I	1	R/W	Interrupt Mask Bit Masks interrupts other than NMI when set to 1. NMI is accepted regardless of the I bit setting. The I bit is set to 1 at the start of an exception-handling sequence.
6	UI	Undefined	R/W	User Bit Can be written and read by software using the LDC, STC, ANDC, ORC, and XORC instructions.
5	H	Undefined	R/W	Half-Carry Flag When the ADD.B, ADDX.B, SUB.B, SUBX.B, CMP.B, or NEG.B instruction is executed, this flag is set to 1 if there is a carry or borrow at bit 3, and cleared to 0 otherwise. When the ADD.W, SUB.W, CMP.W, or NEG.W instruction is executed, the H flag is set to 1 if there is a carry or borrow at bit 11, and cleared to 0 otherwise. When the ADD.L, SUB.L, CMP.L, or NEG.L instruction is executed, the H flag is set to 1 if there is a carry or borrow at bit 27, and cleared to 0 otherwise.
4	U	Undefined	R/W	User Bit Can be written and read by software using the LDC, STC, ANDC, ORC, and XORC instructions.
3	N	Undefined	R/W	Negative Flag Stores the value of the most significant bit of data as a sign bit.
2	Z	Undefined	R/W	Zero Flag Set to 1 to indicate zero data, and cleared to 0 to indicate non-zero data.
1	V	Undefined	R/W	Overflow Flag Set to 1 when an arithmetic overflow occurs, and cleared to 0 at other times.
0	C	Undefined	R/W	Carry Flag Set to 1 when a carry occurs, and cleared to 0 otherwise. Used by: • Add instructions, to indicate a carry • Subtract instructions, to indicate a borrow • Shift and rotate instructions, to indicate a carry The carry flag is also used as a bit accumulator by bit manipulation instructions.

2.3 Data Formats

The H8/300H CPU can process 1-bit, 4-bit (BCD), 8-bit (byte), 16-bit (word), and 32-bit (longword) data. Bit-manipulation instructions operate on 1-bit data by accessing bit n ($n = 0, 1, 2, \dots, 7$) of byte operand data. The DAA and DAS decimal-adjust instructions treat byte data as two digits of 4-bit BCD data.

2.3.1 General Register Data Formats

Figure 2.5 shows the data formats in general registers.




Figure 2.5 General Register Data Formats (1)




Figure 2.5 General Register Data Formats (2)

2.3.2 Memory Data Formats

Figure 2.6 shows the data formats in memory. The H8/300H CPU can access word data and longword data in memory, however word or longword data must begin at an even address. If an attempt is made to access word or longword data at an odd address, an address error does not occur, however the least significant bit of the address is regarded as 0, so access begins the preceding address. This also applies to instruction fetches.

When ER7 (SP) is used as an address register to access the stack area, the operand size should be word or longword.




Figure 2.6 Memory Data Formats

2.4 Instruction Set

2.4.1 Table of Instructions Classified by Function

The H8/300H CPU has 62 instructions. Tables 2.2 to 2.9 summarize the instructions in each functional category. The notation used in tables 2.2 to 2.9 is defined in table 2.1.

Table 2.1 Operation Notation

Symbol	Description
Rd	General register (destination)*
Rs	General register (source)*
Rn	General register*
ERn	General register (32-bit register or address register)
(EAd)	Destination operand
(EAs)	Source operand
CCR	Condition-code register
N	N (negative) flag in CCR
Z	Z (zero) flag in CCR
V	V (overflow) flag in CCR
C	C (carry) flag in CCR
PC	Program counter
SP	Stack pointer
#IMM	Immediate data
disp	Displacement
+	Addition
−	Subtraction
×	Multiplication
÷	Division
^	Logical AND
∨	Logical OR
⊕	Logical XOR
→	Move
¬	NOT (logical complement)
:3/:8/:16/:24	3-, 8-, 16-, or 24-bit length

Note: * General registers include 8-bit registers (R0H to R7H, R0L to R7L), 16-bit registers (R0 to R7, E0 to E7), and 32-bit registers/address register (ER0 to ER7).

Table 2.2 Data Transfer Instructions

Instruction	Size*	Function
MOV	B/W/L	(EAs) → Rd, Rs → (EAd) Moves data between two general registers or between a general register and memory, or moves immediate data to a general register.
MOVFPE	B	(EAs) → Rd Cannot be used in this LSI.
MOVTPE	B	Rs → (EAs) Cannot be used in this LSI.
POP	W/L	@SP+ → Rn Pops a general register from the stack. POP.W Rn is identical to MOV.W @SP+, Rn. POP.L ERn is identical to MOV.L @SP+, ERn.
PUSH	W/L	Rn → @-SP Pushes a general register onto the stack. PUSH.W Rn is identical to MOV.W Rn, @-SP. PUSH.L ERn is identical to MOV.L ERn, @-SP.

Note: * Refers to the operand size.

B: Byte

W: Word

L: Longword

Table 2.3 Arithmetic Operations Instructions (1)

Instruction	Size*	Function
ADD SUB	B/W/L	$Rd \pm Rs \rightarrow Rd$, $Rd \pm \#IMM \rightarrow Rd$ Performs addition or subtraction on data in two general registers, or on immediate data and data in a general register (immediate byte data cannot be subtracted from byte data in a general register. Use the SUBX or ADD instruction.)
ADDX SUBX	B	$Rd \pm Rs \pm C \rightarrow Rd$, $Rd \pm \#IMM \pm C \rightarrow Rd$ Performs addition or subtraction with carry on byte data in two general registers, or on immediate data and data in a general register.
INC DEC	B/W/L	$Rd \pm 1 \rightarrow Rd$, $Rd \pm 2 \rightarrow Rd$ Increments or decrements a general register by 1 or 2. (Byte operands can be incremented or decremented by 1 only.)
ADDS SUBS	L	$Rd \pm 1 \rightarrow Rd$, $Rd \pm 2 \rightarrow Rd$, $Rd \pm 4 \rightarrow Rd$ Adds or subtracts the value 1, 2, or 4 to or from data in a 32-bit register.
DAA DAS	B	Rd (decimal adjust) $\rightarrow Rd$ Decimal-adjusts an addition or subtraction result in a general register by referring to the CCR to produce 4-bit BCD data.
MULXU	B/W	$Rd \times Rs \rightarrow Rd$ Performs unsigned multiplication on data in two general registers: either 8 bits $\times$ 8 bits $\rightarrow$ 16 bits or 16 bits $\times$ 16 bits $\rightarrow$ 32 bits.
MULXS	B/W	$Rd \times Rs \rightarrow Rd$ Performs signed multiplication on data in two general registers: either 8 bits $\times$ 8 bits $\rightarrow$ 16 bits or 16 bits $\times$ 16 bits $\rightarrow$ 32 bits.
DIVXU	B/W	$Rd \div Rs \rightarrow Rd$ Performs unsigned division on data in two general registers: either 16 bits $\div$ 8 bits $\rightarrow$ 8-bit quotient and 8-bit remainder or 32 bits $\div$ 16 bits $\rightarrow$ 16-bit quotient and 16-bit remainder.

Note: * Refers to the operand size.

B: Byte

W: Word

L: Longword

Table 2.3 Arithmetic Operations Instructions (2)

Instruction	Size*	Function
DIVXS	B/W	$Rd \div Rs \rightarrow Rd$ Performs signed division on data in two general registers: either 16 bits $\div$ 8 bits $\rightarrow$ 8-bit quotient and 8-bit remainder or 32 bits $\div$ 16 bits $\rightarrow$ 16-bit quotient and 16-bit remainder.
CMP	B/W/L	$Rd - Rs, Rd - \#IMM$ Compares data in a general register with data in another general register or with immediate data, and sets CCR bits according to the result.
NEG	B/W/L	$0 - Rd \rightarrow Rd$ Takes the two's complement (arithmetic complement) of data in a general register.
EXTU	W/L	$Rd \text{ (zero extension)} \rightarrow Rd$ Extends the lower 8 bits of a 16-bit register to word size, or the lower 16 bits of a 32-bit register to longword size, by padding with zeros on the left.
EXTS	W/L	$Rd \text{ (sign extension)} \rightarrow Rd$ Extends the lower 8 bits of a 16-bit register to word size, or the lower 16 bits of a 32-bit register to longword size, by extending the sign bit.

Note: * Refers to the operand size.

B: Byte

W: Word

L: Longword

Table 2.4 Logic Operations Instructions

Instruction	Size*	Function
AND	B/W/L	$Rd \wedge Rs \rightarrow Rd$, $Rd \wedge \#IMM \rightarrow Rd$ Performs a logical AND operation on a general register and another general register or immediate data.
OR	B/W/L	$Rd \vee Rs \rightarrow Rd$, $Rd \vee \#IMM \rightarrow Rd$ Performs a logical OR operation on a general register and another general register or immediate data.
XOR	B/W/L	$Rd \oplus Rs \rightarrow Rd$, $Rd \oplus \#IMM \rightarrow Rd$ Performs a logical exclusive OR operation on a general register and another general register or immediate data.
NOT	B/W/L	$\neg (Rd) \rightarrow (Rd)$ Takes the one's complement (logical complement) of general register contents.

Note: * Refers to the operand size.

B: Byte

W: Word

L: Longword

Table 2.5 Shift Instructions

Instruction	Size*	Function
SHAL SHAR	B/W/L	$Rd \text{ (shift)} \rightarrow Rd$ Performs an arithmetic shift on general register contents.
SHLL SHLR	B/W/L	$Rd \text{ (shift)} \rightarrow Rd$ Performs a logical shift on general register contents.
ROTL ROTR	B/W/L	$Rd \text{ (rotate)} \rightarrow Rd$ Rotates general register contents.
ROTXL ROTXR	B/W/L	$Rd \text{ (rotate)} \rightarrow Rd$ Rotates general register contents through the carry flag.

Note: * Refers to the operand size.

B: Byte

W: Word

L: Longword

Table 2.6 Bit Manipulation Instructions (1)

Instruction	Size*	Function
BSET	B	$1 \rightarrow (\text{<bit-No.> of <EAd>})$ Sets a specified bit in a general register or memory operand to 1. The bit number is specified by 3-bit immediate data or the lower three bits of a general register.
BCLR	B	$0 \rightarrow (\text{<bit-No.> of <EAd>})$ Clears a specified bit in a general register or memory operand to 0. The bit number is specified by 3-bit immediate data or the lower three bits of a general register.
BNOT	B	$\neg (\text{<bit-No.> of <EAd>}) \rightarrow (\text{<bit-No.> of <EAd>})$ Inverts a specified bit in a general register or memory operand. The bit number is specified by 3-bit immediate data or the lower three bits of a general register.
BTST	B	$\neg (\text{<bit-No.> of <EAd>}) \rightarrow Z$ Tests a specified bit in a general register or memory operand and sets or clears the Z flag accordingly. The bit number is specified by 3-bit immediate data or the lower three bits of a general register.
BAND	B	$C \wedge (\text{<bit-No.> of <EAd>}) \rightarrow C$ ANDs the carry flag with a specified bit in a general register or memory operand and stores the result in the carry flag.
BIAND	B	$C \wedge \neg (\text{<bit-No.> of <EAd>}) \rightarrow C$ ANDs the carry flag with the inverse of a specified bit in a general register or memory operand and stores the result in the carry flag. The bit number is specified by 3-bit immediate data.
BOR	B	$C \vee (\text{<bit-No.> of <EAd>}) \rightarrow C$ ORs the carry flag with a specified bit in a general register or memory operand and stores the result in the carry flag.
BIOR	B	$C \vee \neg (\text{<bit-No.> of <EAd>}) \rightarrow C$ ORs the carry flag with the inverse of a specified bit in a general register or memory operand and stores the result in the carry flag. The bit number is specified by 3-bit immediate data.

Note: * Refers to the operand size.

B: Byte

Table 2.6 Bit Manipulation Instructions (2)

Instruction	Size*	Function
BXOR	B	$C \oplus \langle \text{bit-No.} \rangle \text{ of } \langle \text{EAd} \rangle \rightarrow C$ XORs the carry flag with a specified bit in a general register or memory operand and stores the result in the carry flag.
BIXOR	B	$C \oplus \neg \langle \text{bit-No.} \rangle \text{ of } \langle \text{EAd} \rangle \rightarrow C$ XORs the carry flag with the inverse of a specified bit in a general register or memory operand and stores the result in the carry flag. The bit number is specified by 3-bit immediate data.
BLD	B	$\langle \text{bit-No.} \rangle \text{ of } \langle \text{EAd} \rangle \rightarrow C$ Transfers a specified bit in a general register or memory operand to the carry flag.
BILD	B	$\neg \langle \text{bit-No.} \rangle \text{ of } \langle \text{EAd} \rangle \rightarrow C$ Transfers the inverse of a specified bit in a general register or memory operand to the carry flag. The bit number is specified by 3-bit immediate data.
BST	B	$C \rightarrow \langle \text{bit-No.} \rangle \text{ of } \langle \text{EAd} \rangle$ Transfers the carry flag value to a specified bit in a general register or memory operand.
BIST	B	$\neg C \rightarrow \langle \text{bit-No.} \rangle \text{ of } \langle \text{EAd} \rangle$ Transfers the inverse of the carry flag value to a specified bit in a general register or memory operand. The bit number is specified by 3-bit immediate data.

Note: * Refers to the operand size.

B: Byte

Table 2.7 Branch Instructions

Instruction	Size	Function
Bcc*	—	Branches to a specified address if a specified condition is true. The branching conditions are listed below.
Mnemonic	Description	Condition
BRA(BT)	Always (true)	Always
BRN(BF)	Never (false)	Never
BHI	High	$C \vee Z = 0$
BLS	Low or same	$C \vee Z = 1$
BCC(BHS)	Carry clear (high or same)	$C = 0$
BCS(BLO)	Carry set (low)	$C = 1$
BNE	Not equal	$Z = 0$
BEQ	Equal	$Z = 1$
BVC	Overflow clear	$V = 0$
BVS	Overflow set	$V = 1$
BPL	Plus	$N = 0$
BMI	Minus	$N = 1$
BGE	Greater or equal	$N \oplus V = 0$
BLT	Less than	$N \oplus V = 1$
BGT	Greater than	$Z \vee (N \oplus V) = 0$
BLE	Less or equal	$Z \vee (N \oplus V) = 1$
JMP	—	Branches unconditionally to a specified address.
BSR	—	Branches to a subroutine at a specified address.
JSR	—	Branches to a subroutine at a specified address.
RTS	—	Returns from a subroutine

Note: * Bcc is the general name for conditional branch instructions.

Table 2.8 System Control Instructions

Instruction	Size*	Function
RTE	—	Returns from an exception-handling routine.
SLEEP	—	Causes a transition to a power-down state.
LDC	B/W	(EAs) → CCR Moves the source operand contents to the CCR. The CCR size is one byte, but in transfer from memory, data is read by word access.
STC	B/W	CCR → (EAd) Transfers the CCR contents to a destination location. The condition code register size is one byte, but in transfer to memory, data is written by word access.
ANDC	B	$CCR \wedge \#IMM \rightarrow CCR$ Logically ANDs the CCR with immediate data.
ORC	B	$CCR \vee \#IMM \rightarrow CCR$ Logically ORs the CCR with immediate data.
XORC	B	$CCR \oplus \#IMM \rightarrow CCR$ Logically XORs the CCR with immediate data.
NOP	—	$PC + 2 \rightarrow PC$ Only increments the program counter.

Note: * Refers to the operand size.

B: Byte

W: Word

Table 2.9 Block Data Transfer Instructions

Instruction	Size	Function
EEPMOV.B	—	if R4L $\neq$ 0 then Repeat @ER5+ $\rightarrow$ @ER6+, R4L-1 $\rightarrow$ R4L Until R4L = 0 else next;
EEPMOV.W	—	if R4 $\neq$ 0 then Repeat @ER5+ $\rightarrow$ @ER6+, R4-1 $\rightarrow$ R4 Until R4 = 0 else next; Transfers a data block. Starting from the address set in ER5, transfers data for the number of bytes set in R4L or R4 to the address location set in ER6. Execution of the next instruction begins as soon as the transfer is completed.

2.4.2 Basic Instruction Formats

H8/300H CPU instructions consist of 2-byte (1-word) units. An instruction consists of an operation field (op), a register field (r), an effective address extension (EA), and a condition field (cc).

Figure 2.7 shows examples of instruction formats.

- **Operation Field**
Indicates the function of the instruction, the addressing mode, and the operation to be carried out on the operand. The operation field always includes the first four bits of the instruction. Some instructions have two operation fields.
- **Register Field**
Specifies a general register. Address registers are specified by 3 bits, and data registers by 3 bits or 4 bits. Some instructions have two register fields. Some have no register field.
- **Effective Address Extension**
8, 16, or 32 bits specifying immediate data, an absolute address, or a displacement. A 24-bit address or displacement is treated as a 32-bit data in which the first 8 bits are 0 (H'00).
- **Condition Field**
Specifies the branching condition of Bcc instructions.




Figure 2.7 Instruction Formats

2.5 Addressing Modes and Effective Address Calculation

The following describes the H8/300H CPU. In this LSI, the upper eight bits are ignored in the generated 24-bit address, so the effective address is 16 bits.

2.5.1 Addressing Modes

The H8/300H CPU supports the eight addressing modes listed in table 2.10. Each instruction uses a subset of these addressing modes. Addressing modes that can be used differ depending on the instruction. For details, refer to Appendix A.4, Combinations of Instructions and Addressing Modes.

Arithmetic and logic instructions can use the register direct and immediate modes. Data transfer instructions can use all addressing modes except program-counter relative and memory indirect. Bit-manipulation instructions use register direct, register indirect, or the absolute addressing mode (@aa:8) to specify an operand, and register direct (BSET, BCLR, BNOT, and BTST instructions) or immediate (3-bit) addressing mode to specify a bit number in the operand.

Table 2.10 Addressing Modes

No.	Addressing Mode	Symbol
1	Register direct	Rn
2	Register indirect	@ERn
3	Register indirect with displacement	@(d:16,ERn)/@(d:24,ERn)
4	Register indirect with post-increment Register indirect with pre-decrement	@ERn+ @-ERn
5	Absolute address	@aa:8/@aa:16/@aa:24
6	Immediate	#xx:8/#xx:16/#xx:32
7	Program-counter relative	@(d:8,PC)/@(d:16,PC)
8	Memory indirect	@@aa:8

Register Direct—Rn

The register field of the instruction specifies an 8-, 16-, or 32-bit general register containing the operand. R0H to R7H and R0L to R7L can be specified as 8-bit registers. R0 to R7 and E0 to E7 can be specified as 16-bit registers. ER0 to ER7 can be specified as 32-bit registers.

Register Indirect—@ERn

The register field of the instruction code specifies an address register (ERn), the lower 24 bits of which contain the address of the operand on memory.

Register Indirect with Displacement—@(**d:16**, ERn) or @(**d:24**, ERn)

A 16-bit or 24-bit displacement contained in the instruction is added to an address register (ERn) specified by the register field of the instruction, and the lower 24 bits of the sum the address of a memory operand. A 16-bit displacement is sign-extended when added.

Register Indirect with Post-Increment or Pre-Decrement—@ERn+ or @-ERn

- Register indirect with post-increment—@ERn+
The register field of the instruction code specifies an address register (ERn) the lower 24 bits of which contains the address of a memory operand. After the operand is accessed, 1, 2, or 4 is added to the address register contents (32 bits) and the sum is stored in the address register. The value added is 1 for byte access, 2 for word access, or 4 for longword access. For the word or longword access, the register value should be even.
- Register indirect with pre-decrement—@-ERn
The value 1, 2, or 4 is subtracted from an address register (ERn) specified by the register field in the instruction code, and the lower 24 bits of the result is the address of a memory operand. The result is also stored in the address register. The value subtracted is 1 for byte access, 2 for word access, or 4 for longword access. For the word or longword access, the register value should be even.

Absolute Address—@aa:8, @aa:16, @aa:24

The instruction code contains the absolute address of a memory operand. The absolute address may be 8 bits long (@aa:8), 16 bits long (@aa:16), 24 bits long (@aa:24)

For an 8-bit absolute address, the upper 16 bits are all assumed to be 1 (H'FFFF). For a 16-bit absolute address the upper 8 bits are a sign extension. A 24-bit absolute address can access the entire address space.

The access ranges of absolute addresses for this LSI are those shown in table 2.11, because the upper 8 bits are ignored.

Table 2.11 Absolute Address Access Ranges

Absolute Address	Access Range
8 bits (@aa:8)	H'FF00 to H'FFFF
16 bits (@aa:16)	H'0000 to H'FFFF
24 bits (@aa:24)	H'0000 to H'FFFF

Immediate—#xx:8, #xx:16, or #xx:32

The instruction contains 8-bit (#xx:8), 16-bit (#xx:16), or 32-bit (#xx:32) immediate data as an operand.

The ADDS, SUBS, INC, and DEC instructions contain immediate data implicitly. Some bit manipulation instructions contain 3-bit immediate data in the instruction code, specifying a bit number.

Program-Counter Relative—@(d:8, PC) or @(d:16, PC)

This mode is used in the BSR instruction. An 8-bit or 16-bit displacement contained in the instruction is sign-extended and added to the 24-bit PC contents to generate a branch address. The PC value to which the displacement is added is the address of the first byte of the next instruction, so the possible branching range is –126 to +128 bytes (–63 to +64 words) or –32766 to +32768 bytes (–16383 to +16384 words) from the branch instruction. The resulting value should be an even number.

Memory Indirect—@@aa:8

This mode can be used by the JMP and JSR instructions. The instruction code contains an 8-bit absolute address specifying a memory operand. This memory operand contains a branch address. The memory operand is accessed by longword access. The first byte of the memory operand is ignored, generating a 24-bit branch address. Figure 2.8 shows how to specify branch address for in memory indirect mode. The upper bits of the absolute address are all assumed to be 0, so the address range is 0 to 255 (H'0000 to H'00FF).

Note that the first part of the address range is also the exception vector area.




Figure 2.8 Branch Address Specification in Memory Indirect Mode









2.5.2 Effective Address Calculation

Table 2.12 indicates how effective addresses are calculated in each addressing mode. In this LSI the upper 8 bits of the effective address are ignored in order to generate a 16-bit effective address.

Table 2.12 Effective Address Calculation (1)

No	Addressing Mode and Instruction Format	Effective Address Calculation	Effective Address (EA)
1	Register direct(Rn) op rm rn		Operand is general register contents.
2	Register indirect(@ERn) op r		
3	Register indirect with displacement @(d:16,ERn) or @(d:24,ERn) op r disp		
4	Register indirect with post-increment or pre-decrement •Register indirect with post-increment @ERn+ op r •Register indirect with pre-decrement @-ERn op r	The value to be added or subtracted is 1 when the operand is byte size, 2 for word size, and 4 for longword size.	

Table 2.12 Effective Address Calculation (2)

No	Addressing Mode and Instruction Format	Effective Address Calculation	Effective Address (EA)
5	Absolute address @aa:8 		
	@aa:16 		
	@aa:24 		
6	Immediate #xx:8/#xx:16/#xx:32 		Operand is immediate data.
7	Program-counter relative @(d:8,PC)@(d:16,PC) 		
8	Memory indirect @aa:8 		

[Legend]

r, rm, rn : Register field

op : Operation field

disp : Displacement

IMM : Immediate data

abs : Absolute address

2.6 Basic Bus Cycle

CPU operation is synchronized by a system clock (ϕ) or a subclock (ϕ_{SUB}). The period from a rising edge of ϕ or ϕ_{SUB} to the next rising edge is called one state. A bus cycle consists of two states or three states. The cycle differs depending on whether access is to on-chip memory or to on-chip peripheral modules.

2.6.1 Access to On-Chip Memory (RAM, ROM)

Access to on-chip memory takes place in two states. The data bus width is 16 bits, allowing access in byte or word size. Figure 2.9 shows the on-chip memory access cycle.




Figure 2.9 On-Chip Memory Access Cycle

2.6.2 On-Chip Peripheral Modules

On-chip peripheral modules are accessed in two states or three states. The data bus width is 8 bits or 16 bits depending on the register. For description on the data bus width and number of accessing states of each register, refer to section 24.1, Register Addresses (Address Order). Registers with 16-bit data bus width can be accessed by word size only. Registers with 8-bit data bus width can be accessed by byte or word size. When a register with 8-bit data bus width is accessed by word size, a bus cycle occurs twice. In two-state access, the operation timing is the same as that for on-chip memory.

Figure 2.10 shows the operation timing in the case of three-state access to an on-chip peripheral module.




Figure 2.10 On-Chip Peripheral Module Access Cycle (3-State Access)

2.7 CPU States

There are four CPU states: the reset state, program execution state, program halt state, and exception-handling state. The program execution state includes active (high-speed or medium-speed) mode and subactive mode. For the program halt state, there are sleep (high-speed or medium-speed) mode, standby mode, watch mode, and subsleep mode. These states are shown in figure 2.11. Figure 2.12 shows the state transitions. For details on program execution state and program halt state, refer to section 6, Power-Down Modes. For details on exception handling, refer to section 3, Exception Handling.




Figure 2.11 CPU Operating States




Figure 2.12 State Transitions

2.8 Usage Notes

2.8.1 Notes on Data Access to Empty Areas

The address space of this LSI includes empty areas in addition to the ROM, RAM, and on-chip I/O registers areas available to the user. When data is transferred from CPU to empty areas, the transferred data will be lost. This action may also cause the CPU to malfunction. When data is transferred from an empty area to CPU, the contents of the data cannot be guaranteed.

2.8.2 EEPMOV Instruction

EEPMOV is a block-transfer instruction and transfers the byte size of data indicated by R4L, which starts from the address indicated by R5, to the address indicated by R6. Set R4L and R6 so that the end address of the destination address (value of $R6 + R4L$) does not exceed H'FFFF (the value of R6 must not change from H'FFFF to H'0000 during execution).

2.8.3 Bit-Manipulation Instruction

The BSET, BCLR, BNOT, BST, and BIST instructions read data from the specified address in byte units, manipulate the data of the target bit, and write data to the same address again in byte units. Special care is required when using these instructions in cases where two registers are assigned to the same address, or when a bit is directly manipulated for a port or a register containing a write-only bit, because this may rewrite data of a bit other than the bit to be manipulated.

Bit manipulation for two registers assigned to the same address

Example 1: Bit manipulation for the timer load register and timer counter

Figure 2.13 shows an example of a timer in which two timer registers are assigned to the same address. When a bit-manipulation instruction accesses the timer load register and timer counter of a reloadable timer, since these two registers share the same address, the following operations takes place.

1. Data is read in byte units.
2. The CPU sets or resets the bit to be manipulated with the bit-manipulation instruction.
3. The written data is written again in byte units to the timer load register.

The timer is counting, so the value read is not necessarily the same as the value in the timer load register. As a result, bits other than the intended bit in the timer counter may be modified and the modified value may be written to the timer load register.




Figure 2.13 Example of Timer Configuration with Two Registers Allocated to Same Address

Example 2: When the BSET instruction is executed for port 5

P57 and P56 are input pins, with a low-level signal input at P57 and a high-level signal input at P56. P55 to P50 are output pins and output low-level signals. An example to output a high-level signal at P50 with a BSET instruction is shown below.

- Prior to executing BSET instruction

	P57	P56	P55	P54	P53	P52	P51	P50
Input/output	Input	Input	Output	Output	Output	Output	Output	Output
Pin state	Low level	High level	Low level	Low level	Low level	Low level	Low level	Low level
PCR5	0	0	1	1	1	1	1	1
PDR5	1	0	0	0	0	0	0	0

- BSET instruction executed instruction

```
BSET    #0,    @PDR5
```

The BSET instruction is executed for port 5.

- After executing BSET instruction

	P57	P56	P55	P54	P53	P52	P51	P50
Input/output	Input	Input	Output	Output	Output	Output	Output	Output
Pin state	Low level	High level	Low level	Low level	Low level	Low level	Low level	High level
PCR5	0	0	1	1	1	1	1	1
PDR5	0	1	0	0	0	0	0	1

- Description on operation

- When the BSET instruction is executed, first the CPU reads port 5.

Since P57 and P56 are input pins, the CPU reads the pin states (low-level and high-level input).

P55 to P50 are output pins, so the CPU reads the value in PDR5. In this example PDR5 has a value of H'80, but the value read by the CPU is H'40.

- Next, the CPU sets bit 0 of the read data to 1, changing the PDR5 data to H'41.
- Finally, the CPU writes H'41 to PDR5, completing execution of BSET instruction.

As a result of the BSET instruction, bit 0 in PDR5 becomes 1, and P50 outputs a high-level signal. However, bits 7 and 6 of PDR5 end up with different values. To prevent this problem, store a copy of the PDR5 data in a work area in memory. Perform the bit manipulation on the data in the work area, then write this data to PDR5.

- Prior to executing BSET instruction

```
MOV.B    #80,    R0L
MOV.B    R0L,    @RAM0
MOV.B    R0L,    @PDR5
```

The PDR5 value (H'80) is written to a work area in memory (RAM0) as well as to PDR5.

	P57	P56	P55	P54	P53	P52	P51	P50
Input/output	Input	Input	Output	Output	Output	Output	Output	Output
Pin state	Low level	High level	Low level	Low level	Low level	Low level	Low level	Low level
PCR5	0	0	1	1	1	1	1	1
PDR5	1	0	0	0	0	0	0	0
RAM0	1	0	0	0	0	0	0	0

- BSET instruction executed

```
BSET     #0,      @RAM0
```

The BSET instruction is executed designating the PDR5 work area (RAM0).

- After executing BSET instruction

```
MOV.B    @RAM0,   R0L
MOV.B    R0L,     @PDR5
```

The work area (RAM0) value is written to PDR5.

	P57	P56	P55	P54	P53	P52	P51	P50
Input/output	Input	Input	Output	Output	Output	Output	Output	Output
Pin state	Low level	High level	Low level	Low level	Low level	Low level	Low level	High level
PCR5	0	0	1	1	1	1	1	1
PDR5	1	0	0	0	0	0	0	1
RAM0	1	0	0	0	0	0	0	1

Bit Manipulation in a Register Containing a Write-Only Bit

Example 3: BCLR instruction executed designating port 5 control register PCR5

P57 and P56 are input pins, with a low-level signal input at P57 and a high-level signal input at P56. P55 to P50 are output pins that output low-level signals. An example of setting the P50 pin as an input pin by the BCLR instruction is shown below. It is assumed that a high-level signal will be input to this input pin.

- Prior to executing BCLR instruction

	P57	P56	P55	P54	P53	P52	P51	P50
Input/output	Input	Input	Output	Output	Output	Output	Output	Output
Pin state	Low level	High level	Low level	Low level	Low level	Low level	Low level	Low level
PCR5	0	0	1	1	1	1	1	1
PDR5	1	0	0	0	0	0	0	0

- BCLR instruction executed

```
BCLR    #0,    @PCR5
```

The BCLR instruction is executed for PCR5.

- After executing BCLR instruction

	P57	P56	P55	P54	P53	P52	P51	P50
Input/output	Output	Output	Output	Output	Output	Output	Output	Input
Pin state	Low level	High level	Low level	Low level	Low level	Low level	Low level	High level
PCR5	1	1	1	1	1	1	1	0
PDR5	1	0	0	0	0	0	0	0

- Description on operation

- When the BCLR instruction is executed, first the CPU reads PCR5. Since PCR5 is a write-only register, the CPU reads a value of H'FF, even though the PCR5 value is actually H'3F.
- Next, the CPU clears bit 0 in the read data to 0, changing the data to H'FE.
- Finally, H'FE is written to PCR5 and BCLR instruction execution ends.

As a result of this operation, bit 0 in PCR5 becomes 0, making P50 an input port. However, bits 7 and 6 in PCR5 change to 1, so that P57 and P56 change from input pins to output pins. To prevent this problem, store a copy of the PDR5 data in a work area in memory and manipulate data of the bit in the work area, then write this data to PDR5.

- Prior to executing BCLR instruction

```
MOV.B    #3F,    R0L
MOV.B    R0L,    @RAM0
MOV.B    R0L,    @PCR5
```

The PCR5 value (H'3F) is written to a work area in memory (RAM0) as well as to PCR5.

	P57	P56	P55	P54	P53	P52	P51	P50
Input/output	Input	Input	Output	Output	Output	Output	Output	Output
Pin state	Low level	High level	Low level	Low level	Low level	Low level	Low level	Low level
PCR5	0	0	1	1	1	1	1	1
PDR5	1	0	0	0	0	0	0	0
RAM0	0	0	1	1	1	1	1	1

- BCLR instruction executed

```
BCLR    #0,    @RAM0
```

The BCLR instructions executed for the PCR5 work area (RAM0).

- After executing BCLR instruction

```
MOV.B    @RAM0, R0L
MOV.B    R0L,    @PCR5
```

The work area (RAM0) value is written to PCR5.

	P57	P56	P55	P54	P53	P52	P51	P50
Input/output	Input	Input	Output	Output	Output	Output	Output	Output
Pin state	Low level	High level	Low level	Low level	Low level	Low level	Low level	High level
PCR5	0	0	1	1	1	1	1	0
PDR5	1	0	0	0	0	0	0	0
RAM0	0	0	1	1	1	1	1	0

Section 3 Exception Handling

Exception handling may be caused by a reset or interrupts.

- Reset

A reset has the highest exception priority. Exception handling starts as soon as the reset is cleared by the $\overline{\text{RES}}$ pin. The chip is also reset when the watchdog timer overflows, and exception handling starts. Exception handling is the same as exception handling by the $\overline{\text{RES}}$ pin.

- Interrupts

External interrupts other than NMI and internal interrupts other than address break are masked by the I bit in CCR, and kept masked while the I bit is set to 1. Exception handling starts when the current instruction or exception handling ends, if an interrupt request has been issued.

3.2 Reset

A reset has the highest exception priority.

When the $\overline{\text{RES}}$ pin goes low, all processing halts and this LSI enters the reset. A reset initializes the internal state of the CPU and the registers of on-chip peripheral modules.

When the $\overline{\text{RES}}$ pin goes high from the low state, this LSI starts reset exception handling.

The chip can also be reset by overflow of the watchdog timer. For details, see section 14, Watchdog Timer.

3.2.1 Reset Exception Handling

When the $\overline{\text{RES}}$ pin goes low, this LSI enters the reset.

To ensure that this LSI is reset, hold the $\overline{\text{RES}}$ pin low for the oscillation stabilization time of the clock pulse generator. To reset the chip during operation, hold the $\overline{\text{RES}}$ pin low for at least 20 states.

When the $\overline{\text{RES}}$ pin goes high after being held low for the specified cycle, this LSI starts reset exception handling as follows. For details on the reset sequence of the power-on reset circuit, see section 22, Power-On Reset Circuit.

1. The internal state of the CPU and the registers of the on-chip peripheral modules are initialized and the I bit in CCR is set to 1.
2. The reset exception handling vector address (H'0000 and H'0001) is read and transferred to the PC, and then program execution starts from the address indicated by the PC.

The reset exception handling sequence is shown in figure 3.1.




Figure 3.1 Reset Exception Handling Sequence

3.2.2 Interrupt Immediately after Reset

Immediately after a reset, if an interrupt is accepted before the stack pointer (SP) is initialized, PC and CCR will not be pushed onto the stack correctly, resulting in program runaway. To prevent this, immediately after reset exception handling all interrupts are masked. For this reason, the initial program instruction is always executed immediately after a reset. This instruction should initialize the stack pointer (e.g. MOV.L #xx: 32, SP).

3.3 Interrupts

The interrupt sources include 14 external interrupts (NMI, IRQ0, IRQ1, IRQ3, IRQ4, IRQAEC, and WKP7 to WKP0) and 26 internal interrupts (for the flash memory version) or 25 internal interrupts (for the masked ROM version) from on-chip peripheral modules. Figure 3.2 shows the interrupt sources and their numbers.

The on-chip peripheral modules which require interrupt sources are the watchdog timer (WDT), address break, realtime clock (RTC), 16-bit timer pulse unit (TPU), asynchronous event counter (AEC), timer F, serial communication interface (SCI), $\Delta\Sigma$ A/D converter, and A/D converter. Interrupt vector addresses are allocated to individual sources.

NMI is an interrupt with the highest priority and accepted at all times. Interrupts are controlled by the interrupt controller. The interrupt controller sets interrupts other than NMI to three levels of priorities in order to control multiple interrupts. The interrupt priority registers A to E (IPRA to IPRE) of the interrupt controller set the interrupt priorities.

For details on interrupts, see section 4, Interrupt Controller.




Figure 3.2 Interrupt Sources and their Numbers

3.4 Stack Status after Exception Handling

Figures 3.3 shows the stack after completion of interrupt exception handling.




Figure 3.3 Stack Status after Exception Handling

3.4.1 Interrupt Response Time

Table 3.2 shows the number of wait states after an interrupt request flag is set until the first instruction of the interrupt handling-routine is executed.

Table 3.2 Interrupt Wait States

Item	States	Total
Waiting time for completion of executing instruction*	1 to 13	15 to 27
Saving of PC and CCR to stack	4	
Vector fetch	2	
Instruction fetch	4	
Internal processing	4	

Note: * Excluding EEPMOV instruction.

3.5 Usage Notes

3.5.1 Notes on Stack Area Use

When word data is accessed in this LSI, the least significant bit of the address is regarded as 0. Access to the stack always takes place in word size, so the stack pointer (SP: R7) should never indicate an odd address. Use PUSH Rn (MOV.W Rn, @-SP) or POP Rn (MOV.W @SP+, Rn) to save or restore register values.

Setting an odd address in SP may cause a program to crash. An example is shown in figure 3.4.




Figure 3.4 Operation when Odd Address is Set in SP

When CCR contents are saved to the stack during interrupt exception handling or restored when an RTE instruction is executed, this also takes place in word size. Both the upper and lower bytes of word data are saved to the stack; on return, the even address contents are restored to CCR while the odd address contents are ignored.

3.5.2 Notes on Rewriting Port Mode Registers

When a port mode register is rewritten to switch the functions of external interrupt pins and when the value of the ECPWME bit in AEGSR is rewritten to switch between selection and non-selection of IRQAEC, the following points should be observed.

When a pin function is switched by rewriting a port mode register that controls an external interrupt pin ($\overline{\text{IRQ4}}$, $\overline{\text{IRQ3}}$, $\overline{\text{IRQ1}}$, $\overline{\text{IRQ0}}$, or $\overline{\text{WKP7}}$ to $\overline{\text{WKP0}}$), the interrupt request flag is set to 1 at the time the pin function is switched, even if no valid interrupt is input at the pin. Be sure to clear the interrupt request flag to 0 after switching the pin function. When the value of the ECPWME bit in AEGSR that sets selection or non-selection of IRQAEC is rewritten, the interrupt request flag may be set to 1, even if a valid edge has not arrived on the selected IRQAEC or IECPWM (PWM output for the asynchronous event counter). Therefore, be sure to clear the interrupt request flag to 0 after switching the pin function.

Table 3.3 shows the conditions under which interrupt request flags are set to 1 in this way.

Table 3.3 Conditions under which Interrupt Request Flag is Set to 1

Interrupt Request Flags Set to 1		Conditions
IRR1	IRRI4	When the IRQ4 bit in PMR9 is changed from 0 to 1 while the $\overline{\text{IRQ4}}$ pin is low and the IEG4 bit in IEGR is 0. When the IRQ4 bit in PMR9 is changed from 1 to 0 while the $\overline{\text{IRQ4}}$ pin is low and the IEG4 bit in IEGR is 1.
	IRRI3	When the IRQ3 bit in PMRB is changed from 0 to 1 while the $\overline{\text{IRQ3}}$ pin is low and the IEG3 bit in IEGR is 0. When the IRQ3 bit in PMRB is changed from 1 to 0 while the $\overline{\text{IRQ3}}$ pin is low and the IEG3 bit in IEGR is 1.
	IRREC2	When an edge as designated by the AIEGS1 and AIEGS0 bits in AEGSR is detected because the values of the IRQAEC pin and of IECPWM at switching are different (e.g., when the rising edge has been selected and the ECPWME bit in AEGSR is changed from 1 to 0 while the IRQAEC pin is low and IECPWM is 1).
	IRRI1	When the IRQ1 bit in PMRB is changed from 0 to 1 while the $\overline{\text{IRQ1}}$ pin is low and the IEG1 bit in IEGR is 0. When the IRQ1 bit in PMRB is changed from 1 to 0 while the $\overline{\text{IRQ1}}$ pin is low and the IEG1 bit in IEGR is 1.
	IRRI0	When the IRQ0 bit in PMRB is changed from 0 to 1 while the $\overline{\text{IRQ0}}$ pin is low and the IEG0 bit in IEGR is 0. When the IRQ0 bit in PMRB is changed from 1 to 0 while the $\overline{\text{IRQ0}}$ pin is low and the IEG0 bit in IEGR is 1.
IWPR	IWPF7	When the WKP7 bit in PMR5 is changed from 0 to 1 while the $\overline{\text{WKP7}}$ pin is low.
	IWPF6	When the WKP6 bit in PMR5 is changed from 0 to 1 while the $\overline{\text{WKP6}}$ pin is low.
	IWPF5	When the WKP5 bit in PMR5 is changed from 0 to 1 while the $\overline{\text{WKP5}}$ pin is low.
	IWPF4	When the WKP4 bit in PMR5 is changed from 0 to 1 while the $\overline{\text{WKP4}}$ pin is low.
	IWPF3	When the WKP3 bit in PMR5 is changed from 0 to 1 while the $\overline{\text{WKP3}}$ pin is low.
	IWPF2	When the WKP2 bit in PMR5 is changed from 0 to 1 while the $\overline{\text{WKP2}}$ pin is low.
	IWPF1	When the WKP1 bit in PMR5 is changed from 0 to 1 while the $\overline{\text{WKP1}}$ pin is low.
	IWPF0	When the WKP0 bit in PMR5 is changed from 0 to 1 while the $\overline{\text{WKP0}}$ pin is low.

Figure 3.5 shows the procedure for setting a bit in a port mode register and clearing the interrupt request flag. This procedure also applies to AEGSR setting.

When switching a pin function, mask the interrupt before setting the bit in the port mode register (or AEGSR). After accessing the port mode register (or AEGSR), execute at least one instruction (e.g., NOP), then clear the interrupt request flag from 1 to 0. If the instruction to clear the flag to 0 is executed immediately after the port mode register (or AEGSR) access without executing an instruction, the flag will not be cleared.

An alternative method is to avoid the setting of interrupt request flags when pin functions are switched by keeping the pins at the high level so that the conditions in table 3.3 are not satisfied. However, the procedure in figure 3.5 is recommended because IECPWM is an internal signal and determining its value is complicated.




Figure 3.5 Port Mode Register (or AEGSR) Setting and Interrupt Request Flag Clearing Procedure

3.5.3 Method for Clearing Interrupt Request Flags

Use the recommended method given below when clearing the flags in interrupt request registers (IRR1, IRR2, and IWPR).

- Recommended method

Use a single instruction to clear flags. The bit manipulation instruction and byte-size data transfer instruction can be used. Two examples of program code for clearing IRR1 (bit 1 in IRR1) are given below.

```
BCLR #1, @IRR1:8
```

```
MOV.B R1L, @IRR1:8 (set the value of R1L to B'11111101)
```

- Example of a malfunction

When flags are cleared with multiple instructions, other flags might be cleared during execution of the instructions, even though they are currently set, and this will cause a malfunction.

Here is an example in which IRR10 is cleared and disabled in the process of clearing IRR1 (bit 1 in IRR1).

```
MOV.B @IRR1:8,R1L ..... IRR10 = 0 at this time
```

```
AND.B #B'11111101,R1L ..... Here, IRR10 = 1
```

```
MOV.B R1L,@IRR1:8 ..... IRR10 is cleared to 0
```

In the above example, it is assumed that an IRQ0 interrupt is generated while the AND.B instruction is executing.

The IRQ0 interrupt is disabled because, although the original objective is clearing IRR1, IRR10 is also cleared.

Section 4 Interrupt Controller

4.1 Features

This LSI controls interrupts by the interrupt controller. The interrupt controller has the following features.

- Priorities settable with IPR

An interrupt priority register (IPR) is provided for setting interrupt priorities. Three priority levels can be set for each module for all interrupts except an NMI and address break.

- Interrupts can be enabled or disabled in three levels by the INTM1 and INTM0 bits in the interrupt mask register (INTM).
- Fourteen external interrupts

NMI is the highest-priority interrupt, and is accepted at all times. Rising or falling edge sensing can be selected for NMI. Rising or falling edge sensing can be selected for IRQ0, IRQ1, IRQ3, IRQ4, and WKP0 to WKP7. Rising, falling, or both edge sensing can be selected for IRQAEC.

A block diagram of the interrupt controller is shown in figure 4.1.




Figure 4.1 Block Diagram of Interrupt Controller

4.2 Input/Output Pins

Table 4.1 shows the pin configuration of the interrupt controller.

Table 4.1 Pin Configuration

Name	I/O	Function
NMI	Input	Nonmaskable external interrupt pin Rising or falling edge can be selected
IRQAEC	Input	Maskable external interrupt pin Rising, falling, or both edges can be selected
$\overline{\text{IRQ4}}$	Input	Maskable external interrupt pins Rising or falling edge can be selected
$\overline{\text{IRQ3}}$	Input	
$\overline{\text{IRQ1}}$	Input	
$\overline{\text{IRQ0}}$	Input	
WKP7 to WKP0	Input	Maskable external interrupt pins Accepted at a rising or falling edge

4.3 Register Descriptions

The interrupt controller has the following registers.

- Interrupt edge select register (IEGR)
- Wakeup edge select register (WEGR)
- Interrupt enable register 1 (IENR1)
- Interrupt enable register 2 (IENR2)
- Interrupt request register 1 (IRR1)
- Interrupt request register 2 (IRR2)
- Wakeup interrupt request register (IWPR)
- Interrupt priority register A (IPRA)
- Interrupt priority register B (IPRB)
- Interrupt priority register C (IPRC)
- Interrupt priority register D (IPRD)
- Interrupt priority register E (IPRE)
- Interrupt mask register (INTM)

4.3.1 Interrupt Edge Select Register (IEGR)

IEGR selects the sense of an edge that generates interrupt requests of the $\overline{\text{NMI}}$, $\overline{\text{TMIF}}$, $\overline{\text{ADTRG}}$, $\overline{\text{IRQ4}}$, $\overline{\text{IRQ3}}$, $\overline{\text{IRQ1}}$, and $\overline{\text{IRQ0}}$ pins.

Bit	Bit Name	Initial Value	R/W	Descriptions
7	NMIEG	0	R/W	NMI Edge Select 0: Detects a falling edge of the $\overline{\text{NMI}}$ pin input 1: Detects a rising edge of the $\overline{\text{NMI}}$ pin input
6	TMIFEG	0	R/W	TMIF Edge Select 0: Detects a falling edge of the $\overline{\text{TMIF}}$ pin input 1: Detects a rising edge of the $\overline{\text{TMIF}}$ pin input
5	ADTRGNEG	0	R/W	$\overline{\text{ADTRG}}$ Edge Select 0: Detects a falling edge of the $\overline{\text{ADTRG}}$ pin input 1: Detects a rising edge of the $\overline{\text{ADTRG}}$ pin input
4	IEG4	0	R/W	IRQ4 Edge Select 0: Detects a falling edge of the $\overline{\text{IRQ4}}$ pin input 1: Detects a rising edge of the $\overline{\text{IRQ4}}$ pin input
3	IEG3	0	R/W	IRQ3 Edge Select 0: Detects a falling edge of the $\overline{\text{IRQ3}}$ pin input 1: Detects a rising edge of the $\overline{\text{IRQ3}}$ pin input
2	—	—	—	Reserved
1	IEG1	0	R/W	IRQ1 Edge Select 0: Detects a falling edge of the $\overline{\text{IRQ1}}$ pin input 1: Detects a rising edge of the $\overline{\text{IRQ1}}$ pin input
0	IEG0	0	R/W	IRQ0 Edge Select 0: Detects a falling edge of the $\overline{\text{IRQ0}}$ pin input 1: Detects a rising edge of the $\overline{\text{IRQ0}}$ pin input

4.3.2 Wakeup Edge Select Register (WEGR)

WEGR selects the sense of an edge that generates interrupt requests of the $\overline{\text{WKP7}}$ to $\overline{\text{WKP0}}$ pins.

Bit	Bit Name	Initial Value	R/W	Description
7	WKEGS7	0	R/W	WKP7 Edge Select 0: Detects a falling edge of the $\overline{\text{WKP7}}$ pin input 1: Detects a rising edge of the $\overline{\text{WKP7}}$ pin input
6	WKEGS6	0	R/W	WKP6 Edge Select 0: Detects a falling edge of the $\overline{\text{WKP6}}$ pin input 1: Detects a rising edge of the $\overline{\text{WKP6}}$ pin input
5	WKEGS5	0	R/W	WKP5 Edge Select 0: Detects a falling edge of the $\overline{\text{WKP5}}$ pin input 1: Detects a rising edge of the $\overline{\text{WKP5}}$ pin input
4	WKEGS4	0	R/W	WKP4 Edge Select 0: Detects a falling edge of the $\overline{\text{WKP4}}$ pin input 1: Detects a rising edge of the $\overline{\text{WKP4}}$ pin input
3	WKEGS3	0	R/W	WKP3 Edge Select 0: Detects a falling edge of the $\overline{\text{WKP3}}$ pin input 1: Detects a rising edge of the $\overline{\text{WKP3}}$ pin input
2	WKEGS2	0	R/W	WKP2 Edge Select 0: Detects a falling edge of the $\overline{\text{WKP2}}$ pin input 1: Detects a rising edge of the $\overline{\text{WKP2}}$ pin input
1	WKEGS1	0	R/W	WKP1 Edge Select 0: Detects a falling edge of the $\overline{\text{WKP1}}$ pin input 1: Detects a rising edge of the $\overline{\text{WKP1}}$ pin input
0	WKEGS0	0	R/W	WKP0 Edge Select 0: Detects a falling edge of the $\overline{\text{WKP0}}$ pin input 1: Detects a rising edge of the $\overline{\text{WKP0}}$ pin input

4.3.3 Interrupt Enable Register 1 (IENR1)

IENR1 enables the RTC, WKP7 to WKP0, IRQ0, IRQ1, IRQ3, IRQ4, and IRQAEC interrupts.

Bit	Bit Name	Initial Value	R/W	Description
7	IENRTC	0	R/W	RTC Interrupt Request Enable The RTC interrupt request is enabled when this bit is set to 1.
6	—	1	R/W	Reserved This bit is always read as 1.
5	IENWP	0	R/W	Wakeup Interrupt Request Enable The WKP7 to WKP0 interrupt requests are enabled when this bit is set to 1.
4	IEN4	0	R/W	IRQ4 Interrupt Request Enable The IRQ4 interrupt request is enabled when this bit is set to 1.
3	IEN3	0	R/W	IRQ3 Interrupt Request Enable The IRQ3 interrupt request is enabled when this bit is set to 1.
2	IENEC2	0	R/W	IRQAEC Interrupt Request Enable The IRQAEC interrupt request is enabled when this bit is set to 1.
1	IEN1	0	R/W	IRQ1 Interrupt Request Enable The IRQ1 interrupt request is enabled when this bit is set to 1.
0	IEN0	0	R/W	IRQ0 Interrupt Request Enable The IRQ0 interrupt request is enabled when this bit is set to 1.

4.3.4 Interrupt Enable Register 2 (IENR2)

IENR2 enables the direct transition, A/D converter, timer F, and asynchronous event counter interrupts.

Bit	Bit Name	Initial Value	R/W	Description
7	IENDT	0	R/W	Direct Transition Interrupt Request Enable The direct transition interrupt request is enabled when this bit is set to 1.
6	IENAD	0	R/W	A/D Converter Interrupt Request Enable The A/D converter interrupt request is enabled when this bit is set to 1.
5	IENSAD	0	R/W	$\Delta\Sigma$ A/D Converter Interrupt Request Enable The $\Delta\Sigma$ A/D converter interrupt request is enabled when this bit is set to 1.
4	—	1	R/W	Reserved This bit is always read as 1.
3	IENTFH	0	R/W	Timer FH Interrupt Request Enable The timer FH interrupt request is enabled when this bit is set to 1.
2	IENTFL	0	R/W	Timer FL Interrupt Request Enable The timer FL interrupt request is enabled when this bit is set to 1.
1	—	1	R/W	Reserved This bit is always read as 1.
0	IENEC	0	R/W	Asynchronous Event Counter Interrupt Request Enable The asynchronous event counter interrupt request is enabled when this bit is set to 1.

4.3.5 Interrupt Request Register 1 (IRR1)

IRR1 indicates the IRQ0, IRQ1, IRQ3, IRQ4, and IRQAEC interrupt request status.

Bit	Bit Name	Initial Value	R/W	Description
7 to 5	—	All 1	R/W	Reserved These bits are always read as 1.
4	IRRI4	0	R/(W)*	IRQ4 Interrupt Request Flag [Setting condition] When the $\overline{\text{IRQ4}}$ pin is set as the interrupt input pin and the specified edge is detected [Clearing condition] When 0 is written to this bit
3	IRRI3	0	R/(W)*	IRQ3 Interrupt Request Flag [Setting condition] When the $\overline{\text{IRQ3}}$ pin is set as the interrupt input pin and the specified edge is detected [Clearing condition] When 0 is written to this bit
2	IRREC2	0	R/(W)*	IRQAEC Interrupt Request Flag [Setting condition] When the IRQAEC pin is set as the interrupt input pin and the specified edge is detected [Clearing condition] When 0 is written to this bit
1	IRRI1	0	R/(W)*	IRQ1 Interrupt Request Flag [Setting condition] When the $\overline{\text{IRQ1}}$ pin is set as the interrupt input pin and the specified edge is detected [Clearing condition] When 0 is written to this bit
0	IRRI0	0	R/(W)*	IRQ0 Interrupt Request Flag [Setting condition] When the $\overline{\text{IRQ0}}$ pin is set as the interrupt input pin and the specified edge is detected [Clearing condition] When 0 is written to this bit

Note: * Only a write of 0 for flag clearing is possible.

4.3.6 Interrupt Request Register 2 (IRR2)

IRR2 indicates the interrupt request status of the direct transition, A/D converter, timer F, and asynchronous event counter.

Bit	Bit Name	Initial Value	R/W	Description
7	IRRDT	0	R/(W)*	Direct Transition Interrupt Request Flag [Setting condition] When the SLEEP instruction is executed and direct transition is made while the DTON bit in SYSCR2 is set to 1 [Clearing condition] When 0 is written to this bit
6	IRRAD	0	R/(W)*	A/D Converter Interrupt Request Flag [Setting condition] When A/D conversion ends [Clearing condition] When 0 is written to this bit
5	IRRSAD	0	R/(W)*	$\Delta\Sigma$ A/D Converter Interrupt Request Flag [Setting condition] When $\Delta\Sigma$ A/D conversion ends [Clearing condition] When 0 is written to this bit
4	—	1	R/W	Reserved This bit is always read as 1.
3	IRRTFH	0	R/(W)*	Timer FH Interrupt Request Flag [Setting condition] When the timer FH compare match or overflow occurs [Clearing condition] When 0 is written to this bit
2	IRRTFL	0	R/(W)*	Timer FL Interrupt Request Flag [Setting condition] When the timer FL compare match or overflow occurs [Clearing condition] When 0 is written to this bit

Bit	Bit Name	Initial Value	R/W	Description
1	—	1	R/W	Reserved This bit is always read as 1.
0	IRREC	0	R/(W)*	Asynchronous Event Counter Interrupt Request Flag [Setting condition] When the asynchronous event counter overflows [Clearing condition] When 0 is written to this bit

Note: * Only a write of 0 for flag clearing is possible.

4.3.7 Wakeup Interrupt Request Register (IWPR)

IWPR has the $\overline{\text{WKP7}}$ to $\overline{\text{WKP0}}$ interrupt request status flags.

Bit	Bit Name	Initial Value	R/W	Description
7	IWPF7	0	R/W	WKP7 Interrupt Request Flag [Setting condition] When the $\overline{\text{WKP7}}$ pin is set as the interrupt input pin and the specified edge is detected [Clearing condition] When 0 is written to this bit
6	IWPF6	0	R/W	WKP6 Interrupt Request Flag [Setting condition] When the $\overline{\text{WKP6}}$ pin is set as the interrupt input pin and the specified edge is detected [Clearing condition] When 0 is written to this bit
5	IWPF5	0	R/W	WKP5 Interrupt Request Flag [Setting condition] When the $\overline{\text{WKP5}}$ pin is set as the interrupt input pin and the specified edge is detected [Clearing condition] When 0 is written to this bit

Bit	Bit Name	Initial Value	R/W	Description
4	IWPF4	0	R/W	WKP4 Interrupt Request Flag [Setting condition] When the $\overline{\text{WKP4}}$ pin is set as the interrupt input pin and the specified edge is detected [Clearing condition] When 0 is written to this bit
3	IWPF3	0	R/W	WKP3 Interrupt Request Flag [Setting condition] When the $\overline{\text{WKP3}}$ pin is set as the interrupt input pin and the specified edge is detected [Clearing condition] When 0 is written to this bit
2	IWPF2	0	R/W	WKP2 Interrupt Request Flag [Setting condition] When the $\overline{\text{WKP2}}$ pin is set as the interrupt input pin and the specified edge is detected [Clearing condition] When 0 is written to this bit
1	IWPF1	0	R/W	WKP1 Interrupt Request Flag [Setting condition] When the $\overline{\text{WKP1}}$ pin is set as the interrupt input pin and the specified edge is detected [Clearing condition] When 0 is written to this bit
0	IWPF0	0	R/W	WKP0 Interrupt Request Flag [Setting condition] When the $\overline{\text{WKP0}}$ pin is set as the interrupt input pin and the specified edge is detected [Clearing condition] When 0 is written to this bit

4.3.8 Interrupt Priority Registers A to E (IPRA to IPRE)

IPR sets priorities (levels 2 to 0) for interrupts other than the NMI and address break. The correspondence between interrupt sources and IPR settings is shown in table 4.2.

Setting a value in the range from H'0 to H'3 in the 2-bit groups of bits 7 and 6, 5 and 4, 3 and 2, and 1 and 0 sets the priority of the corresponding interrupt. Bits 3 to 0 in IPRE are reserved.

Bit	Bit Name	Initial Value	R/W	Description
7	IPRn7	0	R/W	Set the priority of the corresponding interrupt source.
6	IPRn6	0	R/W	00: Priority level 0 (Lowest) 01: Priority level 1 1*: Priority level 2 (Highest)
5	IPRn5	0	R/W	Set the priority of the corresponding interrupt source.
4	IPRn4	0	R/W	00: Priority level 0 (Lowest) 01: Priority level 1 1*: Priority level 2 (Highest)
3	IPRn3	0	R/W	Set the priority of the corresponding interrupt source.
2	IPRn2	0	R/W	00: Priority level 0 (Lowest) 01: Priority level 1 1*: Priority level 2 (Highest)
1	IPRn1	0	R/W	Set the priority of the corresponding interrupt source.
0	IPRn0	0	R/W	00: Priority level 0 (Lowest) 01: Priority level 1 1*: Priority level 2 (Highest)

[Legend] *: Don't care.
n = A to E

4.3.9 Interrupt Mask Register (INTM)

INTM is an 8-bit readable/writable register that controls 3-level interrupt masking depending on the combination of the INTM0 and INTM1 bits.

Bit	Bit Name	Initial Value	R/W	Description
7 to 2	—	All 1	R/W	Reserved These bits are always read as 1.
1	INTM1	0	R/W	Set the interrupt mask level.
0	INTM0	0	R/W	1*: Mask an interrupt with priority level 1 or less 01: Mask an interrupt with priority level 0 00: Accept all interrupts

[Legend] *: Don't care.

4.4 Interrupt Sources

4.4.1 External Interrupts

There are 14 external interrupts: NMI, WKP7 to WKP0, IRQ4, IRQ3, IRQAEC, IRQ1, and IRQ0.

(1) NMI Interrupt

NMI is the highest-priority interrupt, and is always accepted by the CPU regardless of the state of the I bit in CCR. The NMIEG bit in IEGR can be used to select whether an interrupt is requested at a rising edge or a falling edge on the NMI pin.

(2) WKP7 to WKP0 Interrupts

WKP7 to WKP0 interrupts are requested by the rising or falling edge input signals at the $\overline{\text{WKP7}}$ to $\overline{\text{WKP0}}$ pins.

When the rising or falling edge is input while the $\overline{\text{WKP7}}$ to $\overline{\text{WKP0}}$ pin functions are selected by PMR5, the corresponding bit in IWPR is set to 1 and an interrupt request is generated.

Clearing the IENWP bit in IENR1 to 0 disables the wakeup interrupt request to be accepted. Setting the I bit in CCR to 1 masks all interrupts.

When exception handling for the WKP7 to WKP0 interrupts is accepted, the I bit in CCR is set to 1. The interrupt priority level can be set by IPR.

(3) IRQ4, IRQ3, IRQ1, and IRQ0 Interrupts

IRQ4, IRQ3, IRQ1, and IRQ0 interrupts are requested by input signals at $\overline{\text{IRQ4}}$, $\overline{\text{IRQ3}}$, $\overline{\text{IRQ1}}$, and $\overline{\text{IRQ0}}$ pins.

Using the IEG4, IEG3, IEG1, and IEG0 bits in IEGR, it is possible to select whether an interrupt is generated by a rising or falling edge at $\overline{\text{IRQ4}}$, $\overline{\text{IRQ3}}$, $\overline{\text{IRQ1}}$, and $\overline{\text{IRQ0}}$ pins.

When the specified edge is input while the $\overline{\text{IRQ4}}$, $\overline{\text{IRQ3}}$, $\overline{\text{IRQ1}}$, and $\overline{\text{IRQ0}}$ pin functions are selected by PMRB and PMR9, the corresponding bit in IRR1 is set to 1 and an interrupt request is generated.

Clearing the IEN4, IEN3, IEN1, and IEN0 bits in IENR1 to 0 disables the interrupt request to be accepted. Setting the I bit in CCR to 1 masks all interrupts.

The interrupt priority level can be set by IPR.

(4) IRQAEC Interrupts

An IRQAEC interrupt is requested by an input signal at the IRQAEC pin or IECPWM (PWM output for the asynchronous event counter). When the IRQAEC pin is used as an external interrupt pin, clear the ECPWME bit in AEGSR to 0.

Using the AIEGS1 and AIEGS0 bits in AEGSR, it is possible to select whether an interrupt is generated by a rising edge, falling edge, or both edges.

When the IENEC2 bit in IENR1 is set to 1 and the specified edge is input, the corresponding bit in IRR1 is set to 1 and an interrupt request is generated.

When exception handling for the IRQAEC interrupt is accepted, the I bit in CCR is set to 1.

The interrupt priority level can be set by IPR.

4.4.2 Internal Interrupts

Internal interrupts generated from the on-chip peripheral modules have the following features:

- For each on-chip peripheral module, there are flags that indicate the interrupt request status, and enable bits that select enabling or disabling of these interrupts. Internal interrupts can be controlled independently. If an enable bit is set to 1, an interrupt request is sent to the interrupt controller.
- The interrupt priority level can be set by IPR.

4.5 Interrupt Exception Handling Vector Table

Table 4.2 shows interrupt exception handling sources, vector addresses, and interrupt priorities. For default priorities, the lower the vector number, the higher the priority. Modules set at the same priority will conform to their default priorities. Priorities within a module are fixed. Interrupt priorities other than NMI and address break can be modified by IPR.

Table 4.2 Interrupt Sources, Vector Addresses, and Interrupt Priorities

Origin of Interrupt Source	Name	Vector Number	Vector Address	IPR	Priority
Reset	RES, Watchdog Timer	0	H'0000	—	
NMI	NMI	3	H'0006		
Address break	Break conditions satisfied	5	H'000A		
External pins	IRQ0	6	H'000C	IPRA7, IPRA6	
	IRQ1	7	H'000E	IPRA5, IPRA4	
	IRQAEC	8	H'0010	IPRA3, IPRA2	
	IRQ3	9	H'0012	IPRA1, IPRA0	
	IRQ4	10	H'0014		
	WKP0	11	H'0016	IPRB7, IPRB6	
	WKP1	12	H'0018		
	WKP2	13	H'001A		
	WKP3	14	H'001C		
	WKP4	15	H'001E		
	WKP5	16	H'0020		
	WKP6	17	H'0022		
	WKP7	18	H'0024		
RTC	0.25-second overflow	19	H'0026	IPRB5, IPRB4	
	0.5-second overflow	20	H'0028		
	Second periodic overflow	21	H'002A		
	Minute periodic overflow	22	H'002C		
	Hour periodic overflow	23	H'002E		
	Day-of-week periodic overflow	24	H'0030		
	Week periodic overflow	25	H'0032		
	Free-running overflow	26	H'0034		

Origin of Interrupt Source	Name	Vector Number	Vector Address	IPR	Priority
WDT	WDT overflow (interval timer)	27	H'0036	IPRB3, IPRB2	↑ High ↓ Low
AEC	AEC overflow	28	H'0038	IPRB1, IPRB0	
TPU_1	TG1A (TG1A input capture/compare match)	29	H'003A	IPRC7, IPRC6	
	TG1B (TG1B input capture/compare match)	30	H'003C		
	TCI1V (overflow 1)	31	H'003E		
TPU_2	TG2A (TG2A input capture/compare match)	32	H'0040	IPRC5, IPRC4	
	TG2B (TG2B input capture/compare match)	33	H'0042		
	TCI2V (overflow 2)	34	H'0044		
Timer F	Timer FL compare match Timer FL overflow	35	H'0046	IPRC3, IPRC2	
	Timer FH compare match Timer FH overflow	36	H'0048		
SCI4*	Receive data full/transmit data empty Transmit end/receive error	37	H'004A	IPRC1, IPRC0	
SCI3_1	Transmit completion/transmit data empty Receive data full/overflow error Framing error/parity error	38	H'004C	IPRD7, IPRD6	
SCI3_2	Transmit completion/transmit data empty Receive data full/overflow error Framing error/parity error	39	H'004E	IPRD5, IPRD4	
IIC2	Transmit data empty/transmit end Receive data full/overflow error NACK detection Arbitration/overflow error	40	H'0050	IPRD3, IPRD2	
14-bit ΔΣ A/D converter	A/D conversion end	41	H'0052	IPRD1, IPRD0	
10-bit A/D converter	A/D conversion end	42	H'0054	IPRE7, IPRE6	
(SLEEP instruction execution)	Direct transition	43	H'0056	IPRE5, IPRE4	

Note: * Supported only by the F-ZTAT version.

4.6 Operation

NMI and address break interrupts are accepted at all times except in the reset state. In the case of IRQ interrupts, WKP interrupts, and on-chip peripheral module interrupts, an enable bit is provided for each interrupt. Clearing an enable bit to 0 disables the corresponding interrupt request. Interrupt sources for which the enable bits are set to 1 are controlled by the interrupt controller.

Table 4.3 shows the interrupt control states. Figure 4.2 shows a flowchart of the interrupt acceptance operation.

Four-level interrupt masking is controlled according to the combination of the I bit in CCR and the INTM1 and INTM0 bits in INTM.

Table 4.3 Interrupt Control States

CCR		INTM		States
I	INTM1	INTM0		
1	*	*	All interrupts other than NMI and address break are masked.	
0	1	*	Interrupts with priority level 1 or less are masked.	
	0	1	Interrupts with priority level 0 are masked.	
	0	0	All interrupts are accepted.	

[Legend] *: Don't care.

1. If an interrupt source whose enable bit is set to 1 occurs, an interrupt request is sent to the interrupt controller.
2. When interrupt requests are sent to the interrupt controller, the interrupt with the highest priority according to the interrupt priority levels set in IPR is selected, and lower-priority interrupt requests are held pending. If interrupt requests with the same priority are generated, the interrupt request with the highest priority according to table 4.2 is selected.
3. In reference to the INTM1 and INTM0 bits in INTM and the I bit in CCR, the interrupt request is held pending when the I bit is set to 1.

When the I bit is cleared to 0 and INTM1 bit is set to 1, interrupts with priority level 1 or less are held pending.

When the I bit is cleared to 0, INTM1 bit is cleared to 0, and INTM0 bit is set to 1, interrupt requests with priority level 0 are held pending.

When the I bit, INTM1 bit, and INTM0 bit are all cleared to 0, all interrupt requests are accepted.

4. When the CPU accepts an interrupt request, it starts interrupt exception handling after execution of the current instruction has been completed.
5. PC and CCR are saved to the stack area by interrupt exception handling.

6. Next, the I bit in CCR is set to 1. This masks all interrupts except NMI and address break.
7. The CPU generates a vector address for the accepted interrupt and starts interrupt handling by reading the interrupt routine start address in the vector table.





Figure 4.2 Flowchart of Procedure Up to Interrupt Acceptance

4.6.1 Interrupt Exception Handling Sequence

Figure 4.3 shows the interrupt exception handling sequence. The example shown is for the case where the program area and stack area are in external memory with 16-bit and 2-state access space.



(1): Instruction prefetch address (Not executed. This is the contents of the saved PC and the return address.)

(2)(4): Instruction code (Not executed.)

(9)(11): Vector address

(3): Instruction prefetch address (Not executed.)

(10)(12): Interrupt handling routine start address (Vector address contents)

(5): SP-2

(13): Interrupt handling routine start address ((13) = (10)(12))

(7): SP-4

(14): First instruction of interrupt handling rou

(6)(8): Saved PC and saved CCR

Figure 4.3 Interrupt Exception Handling Sequence

4.6.2 Interrupt Response Times

Table 4.4 shows interrupt response times – the interval between generation of an interrupt request and execution of the first instruction in the interrupt handling routine.

Table 4.4 Interrupt Response Times (States)

No.	Execution Status	Internal Memory
1	Interrupt priority determination	2* ¹
2	Maximum number of wait states until executing instruction ends	1 to 23
3	PC, CCR stack	4
4	Vector fetch	4
5	Instruction fetch* ²	4
6	Internal processing* ³	4
Total		19 to 41

Notes: 1. One state in case of an internal interrupt.

2. Prefetch after interrupt acceptance and interrupt handling routine prefetch.

3. Internal processing after interrupt acceptance and internal processing after vector fetch.

4.7 Usage Notes

4.7.1 Contention between Interrupt Generation and Disabling

When an interrupt enable bit is cleared to 0 to disable interrupts, the disabling becomes effective after execution of the instruction. When an interrupt enable bit is cleared to 0 by an instruction such as BCLR or MOV, and if an interrupt is generated during execution of the instruction, the interrupt concerned will still be enabled on completion of the instruction, and so interrupt exception handling for that interrupt will be executed on completion of the instruction. However, if there is an interrupt request with higher priority than that interrupt, interrupt exception handling will be executed for the higher-priority interrupt, and the lower-priority interrupt will be ignored. The same also applies when an interrupt source flag is cleared to 0.

Figure 4.4 shows an example in which the TGIEA bit in TIER of the 16-bit timer pulse unit (TPU) is cleared to 0.




Figure 4.4 Contention between Interrupt Generation and Disabling

The above contention will not occur if an enable bit or interrupt source flag is cleared to 0 while the interrupt is masked.

4.7.2 Instructions that Disable Interrupts

The instructions that disable interrupts are LDC, ANDC, ORC, and XORC.

When an interrupt request is generated, an interrupt is requested to the CPU after the interrupt controller has determined the priority. At that time, if the CPU is executing an instruction that disables interrupts, the CPU always executes the next instruction after the instruction execution is completed.

4.7.3 Interrupts during Execution of EEPMOV Instruction

Interrupt operation differs between the EEPMOV.B instruction and the EEPMOV.W instruction.

With the EEPMOV.B instruction, an interrupt request (including NMI) issued during transfer is not accepted until the transfer is completed.

With the EEPMOV.W instruction, even if an interrupt request other than the NMI is issued during transfer, the interrupt is not accepted until the transfer is completed. If the NMI interrupt request is issued, NMI exception handling starts at a break in the transfer cycle. The PC value saved on the stack in this case is the address of the next instruction.

Therefore, if an NMI interrupt is generated during execution of an EEPMOV.W instruction, the following coding should be used.

```
L1: EEPMOV.W
    MOV.W    R4, R4
    BNE      L1
```

4.7.4 IENR Clearing

When an interrupt request is disabled by clearing the interrupt enable register or when the interrupt request register is cleared, the interrupt request should be masked (I bit = 1). If the above operation is executed while the I bit is 0 and contention between the instruction execution and the interrupt request generation occurs, exception handling, which corresponds to the interrupt request generated after instruction execution of the above operation is completed, is executed.

Section 5 Clock Pulse Generators

The clock pulse generator is provided on-chip, including both a system clock pulse generator and a subclock pulse generator. The system clock pulse generator consists of a system clock oscillator, system clock divider, and on-chip oscillator (available only for the masked ROM version). The subclock pulse generator consists of a subclock oscillator and subclock divider. Figure 5.1 (1) shows a block diagram of the clock pulse generators for the flash memory version and figure 5.1 (2) shows that for the masked ROM version.




Figure 5.1 Block Diagram of Clock Pulse Generators (Flash Memory Version) (1)




Figure 5.1 Block Diagram of Clock Pulse Generators (Masked ROM Version) (2)

The basic clock signals that drive the CPU and on-chip peripheral modules are ϕ and ϕ_{SUB} . The system clock is divided by prescaler S to become a clock signal from $\phi/8192$ to $\phi/2$. Both the system clock and subclock signals are provided to the on-chip peripheral modules.

Since the on-chip oscillator is available for the masked ROM version, the reference clock can be selected to be output from the on-chip oscillator or system clock oscillator by the input level of the IRQAEC pin.

5.1 Register Description

- SUB32k control register (SUB32CR)
- Oscillator Control Register (OSCCR)

5.1.1 SUB32k Control Register (SUB32CR)

SUB32CR controls whether the subclock oscillator operates or stops.

Bit	Bit Name	Initial Value	R/W	Description
7	32KSTOP	0	R/W	Subclock Oscillator Operation Control 0: Subclock oscillator operates 1: Subclock oscillator stops
6	—	0	R/W	Reserved This bit is readable/writable.
5 to 0	—	All 0	—	Reserved These bits cannot be modified.

5.1.2 Oscillator Control Register (OSCCR)

OSCCR contains a flag indicating the selection status of the system clock oscillator and on-chip oscillator, indications the input level of the IRQAEC pin during resets (Supported only by the masked ROM version).

Bit	Bit Name	Initial Value	R/W	Description
7 to 3	—	All 0	R/W	Reserved These bits are readable/writable enable reserves bits.
2	IRQAECF	—	R	IRQAEC flag This bit indicates the IRQAEC pin input level set during resets. 0: IRQAEC pin set to GND during resets 1: IRQAEC pin set to Vcc during resets
1	OSCF	—	R	OSC flag This bit indicates the oscillator operating with the system clock pulse generator. 0: System clock oscillator operating (on-chip oscillator stopped) 1: On-chip oscillator operating (system clock oscillator stopped)
0	—	0	R/W	Reserved Never write 1 to this bit, as it can cause the LSI to malfunction.

5.2 System Clock Generator

Clock pulses can be supplied to the system clock divider either by connecting a crystal or ceramic resonator, or by providing external clock input.

As shown in figure 5.1 (2), a system clock oscillator and on-chip oscillator are selectable for the masked ROM version. For the selection method, see section 5.2.4, On-Chip Oscillator Selection Method (Supported only by the Masked ROM Version).

5.2.1 Connecting Crystal Resonator

Figure 5.2 shows a typical method of connecting a crystal resonator. An AT-cut parallel-resonance crystal resonator should be used. Figure 5.3 shows the equivalent circuit of a crystal resonator. For details, refer to section 25, Electrical Characteristics.




Figure 5.2 Typical Connection to Crystal Resonator




Figure 5.3 Equivalent Circuit of Crystal Resonator

5.2.2 Connecting Ceramic Resonator

Figure 5.4 shows a typical method of connecting a ceramic resonator.




Figure 5.4 Typical Connection to Ceramic Resonator

5.2.3 External Clock Input Method

Connect an external clock signal to pin OSC1, and leave pin OSC2 open. Figure 5.5 shows a typical connection. The duty cycle of the external clock signal must be 45 to 55%.




Figure 5.5 Example of External Clock Input

5.2.4 On-Chip Oscillator Selection Method (Supported only by the Masked ROM Version)

The on-chip oscillator is selected by the input level of the IRQAEC pin during a reset. The selection method of the system clock oscillator and the on-chip oscillator is listed in table 5.1. The input level of the IRQAEC pin during a reset* should be fixed either to Vcc or GND, depending on the oscillator type to be selected. When the on-chip oscillator is selected, to connect a resonator to OSC1 or OSC2 is not necessary. In this case, the OSC1 pin should be fixed to Vcc or GND.

Note: * This reset represents an external reset or power-on reset, but not a reset by the watchdog timer.

Table 5.1 Selection Method for System Clock Oscillator and On-Chip Oscillator

IRQAEC Input Level (during a reset)	0	1
System clock oscillator	Enabled	Disabled
On-chip oscillator	Disabled	Enabled

5.3 Subclock Generator

5.3.1 Connecting 32.768-kHz/38.4-kHz Crystal Resonator

Clock pulses can be supplied to the subclock divider by connecting a 32.768-kHz or 38.4-kHz crystal resonator, as shown in figure 5.6. Notes described in section 5.5.2, Notes on Board Design also apply to this connection.

The 32KSTOP bit in the SUB32CR register can stop the subclock oscillator with the subclock oscillator program. To stop the subclock oscillator, set the SUB32CR register in active mode. When restoring from the subclock stopped condition, use the subclock after the oscillation stabilization time has elapsed, as the same as for the power supply.




Figure 5.6 Typical Connection to 32.768-kHz/38.4-kHz Crystal Resonator

Figure 5.7 shows the equivalent circuit of the crystal resonator.




Figure 5.7 Equivalent Circuit of 32.768-kHz/38.4-kHz Crystal Resonator

5.3.2 Pin Connection when not Using Subclock

When the subclock is not used, connect the X_1 pin to GND and leave the X_2 pin open, as shown in figure 5.8.




Figure 5.8 Pin Connection when not Using Subclock

5.3.3 External Clock Input

Connect the external clock to the X_1 pin and leave the X_2 pin open, as shown in figure 5.9.




Figure 5.9 Pin Connection when Inputting External Clock

Frequency	Subclock (ϕ_w)
Duty	45% to 55%

5.4 Prescalers

This LSI is equipped with an on-chip prescaler (prescaler S).

Prescaler S is a 13-bit counter using the system clock (ϕ) as its input clock. Its prescaled outputs provide internal clock signals for on-chip peripheral modules.

5.4.1 Prescaler S

Prescaler S is a 13-bit counter using the system clock (ϕ) as its input clock. A divided output is used as an internal clock of an on-chip peripheral module. Prescaler S is initialized to H'0000 at a reset, and starts counting up on exit from the reset state. In standby mode, watch mode, subactive mode, and subsleep mode, the system clock pulse generator stops. Prescaler S also stops and is initialized to H'0000. The CPU cannot read from or write to prescaler S.

The output from prescaler S is shared by the on-chip peripheral modules. The division ratio can be set separately for each on-chip peripheral function. In active (medium-speed) mode and sleep mode, the clock input to prescaler S is determined by the division ratio designated by the MA1 and MA0 bits in SYSCR2.

5.5 Usage Notes

5.5.1 Note on Resonators

Resonator characteristics are closely related to board design and should be carefully evaluated by the user in the masked ROM version and flash memory version, referring to the examples shown in this section. Resonator circuit constants will differ depending on a resonator, stray capacitance in its mounting circuit, and other factors. Suitable constants should be determined in consultation with the resonator manufacturer. Design the circuit so that the oscillator pin is never applied voltages exceeding its maximum rating. Figure 5.10 shows an example of crystal and ceramic resonator arrangement.




Figure 5.10 Example of Crystal and Ceramic Resonator Arrangement

Figure 5.11 (1) shows an example measuring circuit with the negative resistance recommended by the resonator manufacturer. Note that if the negative resistance of the circuit is less than that recommended by the resonator manufacturer, it may be difficult to start the main oscillator.

If it is determined that oscillation does not occur because the negative resistance is lower than the level recommended by the resonator manufacturer, the circuit must be modified as shown in figure 5.11 (2) through (4). Which of the modification suggestions to use and the capacitor capacitance should be decided based upon evaluation results such as the negative resistance and the frequency deviation.




Figure 5.11 Negative Resistance Measurement and Circuit Modification Suggestions

5.5.2 Notes on Board Design

When using a crystal resonator (ceramic resonator), place the resonator and its load capacitors as close as possible to the OSC1 and OSC2 pins. Other signal lines should be routed away from the resonator circuit to prevent induction from interfering with correct oscillation (see figure 5.12).




Figure 5.12 Example of Incorrect Board Design

Note: When a crystal resonator or ceramic resonator is connected, consult with the crystal resonator and ceramic resonator manufacturers to determine the circuit constants because the constants differ according to the resonator, stray capacitance of the mounting circuit, and so on.

5.5.3 Definition of Oscillation Stabilization Wait Time

Figure 5.13 shows the oscillation waveform (OSC2), system clock (ϕ), and microcomputer operating mode when a transition is made from standby mode, watch mode, or subactive mode, to active (high-speed/medium-speed) mode, with a resonator connected to the system clock oscillator.

As shown in figure 5.13, as the system clock oscillator is halted in standby mode, watch mode, and subactive mode, when a transition is made to active (high-speed/medium-speed) mode, the sum of the following two times (oscillation stabilization time and wait time) is required.

(1) Oscillation Stabilization Time (t_r)

The time from the point at which the system clock oscillator oscillation waveform starts to change when an interrupt is generated, until the amplitude of the oscillation waveform increases and the oscillation frequency stabilizes.

(2) Wait Time

The time required for the CPU and peripheral functions to begin operating after the oscillation waveform frequency and system clock have stabilized.

The wait time is selected by the STS2 to STS0 bits in SYSCR1.




Figure 5.13 Oscillation Stabilization Wait Time

When standby mode, watch mode, or subactive mode is cleared by an interrupt or reset, and a transition is made to active mode, the oscillation waveform begins to change at the point at which the interrupt is accepted. Therefore, when a resonator is connected in standby mode, watch mode, or subactive mode, since the system clock oscillator is halted, the oscillation stabilization time is required.

The oscillation stabilization time in the case of these state transitions is the same as the oscillation stabilization time at power-on (the time from the point at which the power supply voltage reaches the prescribed level until the oscillation stabilizes), specified by "oscillation stabilization time t_{rc} " in the AC characteristics.

Once the system clock has halted, a wait time of at least 8 states is necessary in order for the CPU and peripheral functions to operate normally.

Thus, the time required from interrupt generation until operation of the CPU and peripheral functions is the sum of the above described oscillation stabilization time and wait time. This total time is called the oscillation stabilization wait time, and is expressed by equation (1) below.

$$\begin{aligned}\text{Oscillation stabilization wait time} &= \text{oscillation stabilization time} + \text{wait time} \\ &= t_{rc} + (8 \text{ to } 16,384 \text{ states}) \quad \dots\dots\dots (1)\end{aligned}$$

Therefore, when a transition is made from standby mode, watch mode, or subactive mode, to active (high-speed/medium-speed) mode, with an resonator connected to the system clock oscillator, careful evaluation must be carried out on the mounting circuit before deciding the oscillation stabilization wait time. In particular, since the oscillation stabilization time differs according to mounting circuit constants, stray capacitance, and so forth, suitable constants should be determined in consultation with the resonator manufacturer.

5.5.4 Note on Subclock Stop State

To stop the subclock, a state transition should not be made except to mode in which the system clock operates. If the state transition is made to other mode, it may result in incorrect operation.

5.5.5 Note on Using Resonator

When a microcomputer operates, the internal power supply potential fluctuates slightly in synchronization with the system clock. Depending on the individual resonator characteristics, the oscillation waveform amplitude may not be sufficiently large immediately after the oscillation stabilization wait time, making the oscillation waveform susceptible to influence by fluctuations in the power supply potential. In this state, the oscillation waveform may be disrupted, leading to an unstable system clock and incorrect operation of the microcomputer.

If incorrect operation occurs, change the setting of the standby timer select bits 2 to 0 (STS2 to STS0) (bits 6 to 4 in the system control register 1 (SYSCR1)) to give a longer wait time.

For example, if incorrect operation occurs with a wait time setting of 16 states, check the operation with a wait time setting of 1,024 states or more.

If the same kind of incorrect operation occurs after a reset as after a state transition, hold the $\overline{\text{RES}}$ pin low for a longer period.

5.5.6 Note on Using Power-On Reset

The reset clear time for a power-on reset is determined by the CR time constant. When the power-on reset is used, the resistance R is fixed to 100 k Ω (on-chip). The external capacitance C should be adjusted to secure the oscillation stabilization time before reset clearing. For details on the power-on reset, refer to section 22, Power-On Reset Circuit.

Section 6 Power-Down Modes

This LSI has eight modes of operation after a reset. These include a normal active (high-speed) mode and seven power-down modes, in which power consumption is significantly reduced. The module standby function reduces power consumption by selectively halting on-chip module functions.

- Active (medium-speed) mode

The CPU and all on-chip peripheral modules are operable on the system clock. The system clock frequency can be selected from $\phi_{osc}/8$, $\phi_{osc}/16$, $\phi_{osc}/32$, and $\phi_{osc}/64$.

- Subactive mode

The CPU and all on-chip peripheral modules are operable on the subclock. The subclock frequency can be selected from $\phi_w/2$, $\phi_w/4$, and $\phi_w/8$.

- Sleep (high-speed) mode

The CPU halts. On-chip peripheral modules are operable on the system clock.

- Sleep (medium-speed) mode

The CPU halts. On-chip peripheral modules are operable on the system clock. The system clock frequency can be selected from $\phi_{osc}/8$, $\phi_{osc}/16$, $\phi_{osc}/32$, and $\phi_{osc}/64$.

- Subsleep mode

The CPU halts. The on-chip peripheral modules are operable on the subclock. The subclock frequency can be selected from $\phi_w/2$, $\phi_w/4$, and $\phi_w/8$.

- Watch mode

The CPU halts. The on-chip peripheral modules are operable on the subclock.

- Standby mode

The CPU and all on-chip peripheral modules halt.

- Module standby function

Independent of the above modes, power consumption can be reduced by halting on-chip peripheral modules that are not used in module units.

Note: In this manual, active (high-speed) mode and active (medium-speed) mode are collectively called active mode.

6.1 Register Descriptions

The registers related to power-down modes are as follows.

- System control register 1 (SYSCR1)
- System control register 2 (SYSCR2)
- Clock halt registers 1 and 2 (CKSTPR1 and CKSTPR2)

6.1.1 System Control Register 1 (SYSCR1)

SYSCR1 controls the power-down modes, as well as SYSCR2.

Bit	Bit Name	Initial Value	R/W	Description
7	SSBY	0	R/W	Software Standby Selects the mode to transit after the execution of the SLEEP instruction. 0: A transition is made to sleep mode or subsleep mode. 1: A transition is made to standby mode or watch mode. For details, see table 6.2.
6	STS2	0	R/W	Standby Timer Select 2 to 0
5	STS1	0	R/W	Designate the time the CPU and peripheral modules wait for stable clock operation after exiting from standby mode, subactive mode, subsleep mode, or watch mode to active mode or sleep mode due to an interrupt. The designation should be made according to the operating frequency so that the waiting time is at least equal to the oscillation stabilization time. The relationship between the specified value and the number of wait states is shown in table 6.1. When an external clock is to be used, the minimum value (STS2 = 1, STS1 = 0, STS0 = 1) is recommended. If the setting other than the recommended value is made, operation may start before the end of the waiting time.
4	STS0	0	R/W	
3	LSON	0	R/W	Selects the system clock (ϕ) or subclock (ϕ_{SUB}) as the CPU operating clock when watch mode is cleared. 0: The CPU operates on the system clock (ϕ) 1: The CPU operates on the subclock (ϕ_{SUB})
2	TMA3	0	R/W	Selects the mode to which the transition is made after the SLEEP instruction is executed with bits SSBY and LSON in SYSCR1 and bits DTON and MSON in SYSCR2. For details, see table 6.2.

Bit	Bit Name	Initial Value	R/W	Description
1	MA1	1	R/W	Active Mode Clock Select 1 and 0
0	MA0	1	R/W	Select the operating clock frequency in active (medium-speed) mode and sleep (medium-speed) mode. The MA1 and MA0 bits should be written to in active (high-speed) mode or subactive mode. 00: $\phi_{osc}/8$ 01: $\phi_{osc}/16$ 10: $\phi_{osc}/32$ 11: $\phi_{osc}/64$

Table 6.1 Operating Frequency and Waiting Time

Bit			Operating Frequency		
STS2	STS1	STS0	Waiting Time	5 MHz	2 MHz
0	0	0	8,192 states	1.638	4.1
		1	16,384 states	3.277	8.2
	1	0	1,024 states	0.205	0.512
		1	2,048 states	0.410	1.024
1	0	0	4,096 states	0.819	2.048
		1	2 states (external clock input)	0.0004	0.001
	1	0	8 states	0.002	0.004
		1	16 states	0.003	0.008

Note: Time unit is ms.

When an external clock is input, bits STS2 to STS0 should be set as external clock input mode before mode transition is executed. When an external clock is not used, these bits should not be set as external clock input mode.

6.1.2 System Control Register 2 (SYSCR2)

SYSCR2 controls the power-down modes, as well as SYSCR1.

Bit	Bit Name	Initial Value	R/W	Description
7 to 5	—	All 1	—	Reserved These bits are always read as 1 and cannot be modified.
4	NESEL	1	R/W	Noise Elimination Sampling Frequency Select The subclock pulse generator generates the watch clock signal (ϕ_w) and the system clock pulse generator generates the oscillator clock (ϕ_{osc}). This bit selects the sampling frequency of ϕ_{osc} when ϕ_w is sampled. When $\phi_{osc} = 2$ to 10 MHz, clear this bit to 0. 0: Sampling rate is $\phi_{osc}/16$. 1: Sampling rate is $\phi_{osc}/4$.
3	DTON	0	R/W	Direct Transfer on Flag Selects the mode to which the transition is made after the SLEEP instruction is executed with bits SSBY, TMA3, and LSON in SYSCR1 and bit MSON in SYSCR2. For details, see table 6.2.
2	MSON	0	R/W	Medium Speed on Flag After standby, watch, or sleep mode is cleared, this bit selects active (high-speed) or active (medium-speed) mode. 0: Operation in active (high-speed) mode 1: Operation in active (medium-speed) mode
1	SA1	0	R/W	Subactive Mode Clock Select 1 and 0
0	SA0	0	R/W	Select the operating clock frequency in subactive and subsleep modes. The operating clock frequency changes to the set frequency after the SLEEP instruction is executed. 00: $\phi_w/8$ 01: $\phi_w/4$ 1X: $\phi_w/2$

[Legend] X: Don't care.

6.1.3 Clock Halt Registers 1 and 2 (CKSTPR1 and CKSTPR2)

CKSTPR1 and CKSTPR2 allow the on-chip peripheral modules to enter the standby state in module units.

- CKSTPR1

Bit	Bit Name	Initial Value	R/W	Description
7	S4CKSTP* ¹	1	R/W* ¹	SCI4 Module Standby SCI4 enters standby mode when this bit is cleared to 0.
6	S31CKSTP	1	R/W	SCI3 Module Standby* ² SCI31 enters standby mode when this bit is cleared to 0.
5	S32CKSTP	1	R/W	SCI3 Module Standby* ² SCI32 enters standby mode when this bit is cleared to 0.* ¹
4	ADCKSTP	1	R/W	A/D Converter Module Standby A/D converter enters standby mode when this bit is cleared to 0.
3	DADCKSTP	1	R/W	$\Delta\Sigma$ A/D Converter Module Standby $\Delta\Sigma$ A/D converter enters standby mode when this bit is cleared to 0.
2	TFCKSTP	1	R/W	Timer F Module Standby Timer F enters standby mode when this bit is cleared to 0.
1	FROMCKSTP	1	R/W	Flash Memory Module Standby Flash memory enters standby mode when this bit is cleared to 0.
0	RTCKSTP	1	R/W	RTC Module Standby RTC enters standby mode when this bit is cleared to 0.


- CKSTPR2

Bit	Bit Name	Initial Value	R/W	Description
7	ADBACKSTP	1	R/W	Address Break Module Standby The address break enters standby mode when this bit is cleared to 0.
6	TPUCKSTP	1	R/W	TPU Module Standby The TPU enters standby mode when this bit is cleared to 0.
5	IICCKSTP	1	R/W	IIC2 Module Standby The IIC2 enters standby mode when this bit is cleared to 0.
4	PW2CKSTP	1	R/W	PWM2 Module Standby The PWM2 enters standby mode when this bit is cleared to 0.
3	AECKSTP	1	R/W	Asynchronous Event Counter Module Standby The asynchronous event counter enters standby mode when this bit is cleared to 0.
2	WDCKSTP	1	R/W* ³	Watchdog Timer Module Standby The watchdog timer enters standby mode when this bit is cleared to 0.
1	PW1CKSTP	1	R/W	PWM1 Module Standby The PWM1 enters standby mode when this bit is cleared to 0.
0	LDCKSTP	1	R/W	LCD Module Standby The LCD controller/driver enters standby mode when this bit is cleared to 0.

- Notes:
1. This is a reserved bit which is not readable/writable in the masked ROM version.
 2. When the SCI module standby is set, all registers in the SCI3 enter the reset state.
 3. This bit is valid when the WDON bit in TCSRW is 0. If this bit is cleared to 0 while the WDON bit is set to 1 (while the watchdog timer is operating), this bit is cleared to 0. However, the watchdog timer does not enter module standby mode and continues operating. When the watchdog timer stops operating and the WDON bit is cleared to 0 by software, this bit is valid and the watchdog timer enters module standby mode.

6.2 Mode Transitions and States of LSI

Figure 6.1 shows the possible transitions among these operating modes. A transition is made from the program execution state to the program halt state of the program by executing a SLEEP instruction. Interrupts allow for returning from the program halt state to the program execution state of the program. A direct transition between active mode and subactive mode, which are both program execution states, can be made without halting the program. $\overline{\text{RES}}$ input enables transitions from a mode to the reset state. Table 6.2 shows the transition conditions of each mode after the SLEEP instruction is executed and a mode to return by an interrupt. Table 6.3 shows the internal states of the LSI in each mode.



→ : Transition is made after exception handling is executed.

Power-down modes

Mode Transition Conditions (1)

	LSON	MSON	SSBY	TMA3	DTON
(a)	0	0	0	*	0
(b)	0	1	0	*	0
(c)	1	*	0	1	0
(d)	0	*	1	0	0
(e)	*	*	1	1	0
(f)	0	0	0	*	1
(g)	0	1	0	*	1
(h)	0	1	1	1	1
(i)	1	*	1	1	1
(j)	0	0	1	1	1

* Don't care

Mode Transition Conditions (2)

	Interrupt Sources
(1)	RTC, timer F, IRQ0 interrupt, Asynchronous event counter, WKP7 to WKP0 interrupts
(2)	RTC, timer F, TPU, SCI3 interrupt, IRQ4, IRQ3, IRQ1, IRQ0, IRQAEC interrupts, WKP7 to WKP0 interrupts, Asynchronous event counter
(3)	All interrupts
(4)	IRQ1, IRQ0, WKP7 to WKP0 interrupts, Asynchronous event counter

Note: A transition between different modes cannot be made to occur simply because an interrupt request is generated. Make sure that interrupt handling is performed after the interrupt is accepted.

Figure 6.1 Mode Transition Diagram

Table 6.2 Transition Mode after SLEEP Instruction Execution and Interrupt Handling

LS0N	MS0N	SSBY	TMA3	DT0N	Transition Mode after SLEEP Instruction Execution	Transition Mode due to Interrupt
0	0	0	X	0	Sleep (high-speed) mode	Active (high-speed) mode
0	1	0	X	0	Sleep (medium-speed) mode	Active (medium-speed) mode
1	X	0	1	0	Subsleep mode	Subactive mode
0	X	1	0	0	Standby mode	Active mode
X	X	1	1	0	Watch mode	Active mode, subactive mode
0	0	0	X	1	Active (high-speed) mode	—
0	1	0	X	1	Active (medium-speed) mode	—
0	1	1	1	1	Active (medium-speed) mode	—

[Legend] X: Don't care.

Table 6.3 Internal State in Each Operating Mode

		Active Mode		Sleep Mode		Watch Mode	Subactive Mode	Subsleep Mode	Stand-by Mode
Function		High-speed	Medium-speed	High-speed	Medium-speed				
System clock oscillator		Functioning	Functioning	Functioning	Functioning	Halted	Halted	Halted	Halted
Subclock oscillator		Functioning	Functioning	Functioning	Functioning	Functioning	Functioning	Functioning	Functioning
CPU	Instructions	Functioning	Functioning	Halted	Halted	Halted	Functioning	Halted	Halted
	RAM			Retained	Retained	Retained		Retained	Retained
	Registers								
	I/O								Retained* ¹
External interrupts	IRQ0	Functioning	Functioning	Functioning	Functioning	Functioning	Functioning	Functioning	Functioning
	IRQ1					Retained* ⁴			
	IRQ3								Retained* ⁴
	IRQ4								
	IRQAEC								
	WKP7 to WKP0					Functioning			Functioning
	RTC	Functioning	Functioning	Functioning	Functioning	Functioning/ retained* ⁹	Functioning/ retained* ⁹	Functioning/ retained* ⁹	Functioning/ retained* ⁹
	Asynchronous event counter					Functioning* ⁵	Functioning	Functioning	Functioning* ⁵
	Timer F					Functioning/ retained* ⁶	Functioning/ retained* ⁶	Functioning/ retained* ⁶	Retained
	TPU					Retained	Retained	Retained	Retained
	WDT					Functioning* ⁸ / retained	Functioning* ⁸ / retained* ⁷	Functioning* ⁸ / retained	Functioning* ⁸ / retained
	SCI3/IrDA					Reset	Functioning/ retained* ²	Functioning/ retained* ²	Reset
	IIC2					Retained	Retained	Retained	Retained
	PWM					Retained	Retained	Retained	Retained
	A/D converter					Retained	Retained	Retained	Retained
	$\Delta\Sigma$ A/D converter					Retained	Retained	Retained	Retained
	LCD					Functioning/ retained* ³	Functioning/ retained* ³	Functioning/ retained* ³	Retained

- Notes:
1. Register contents are retained. Output is the high-impedance state.
 2. Functioning if $\phi_w/2$ is selected as an internal clock, or halted and retained otherwise.
 3. Functioning if ϕ_w , $\phi_w/2$, or $\phi_w/4$ is selected as a clock to be used. Halted and retained otherwise.
 4. An external interrupt request is ignored. Contents of the interrupt request register are not affected.
 5. The counter can be incremented.
 6. Functioning if $\phi_w/4$ is selected as an internal clock. Halted and retained otherwise.
 7. Functioning if $\phi_w/32$ is selected as an internal clock. Halted and retained otherwise.
 8. Functioning if the on-chip oscillator is selected.
 9. Functioning if the internal time keeping time-base function is selected and retained if the interval timer is selected.

6.2.1 Sleep Mode

In sleep mode, CPU operation is halted but the system clock oscillator, subclock oscillator, and on-chip peripheral modules function. In sleep (medium-speed) mode, the on-chip peripheral modules function at the clock frequency set by the MA1 and MA0 bits in SYSCR1. CPU register contents are retained.

Sleep mode is cleared by an interrupt. When an interrupt is requested, sleep mode is cleared and interrupt exception handling starts. Sleep mode is not cleared if the I bit in CCR is set to 1 or the requested interrupt is disabled by the interrupt enable bit. After sleep mode is cleared, a transition is made from sleep (high-speed) mode to active (high-speed) mode or from sleep (medium-speed) mode to active (medium-speed) mode.

When the $\overline{\text{RES}}$ pin goes low, the CPU goes into the reset state and sleep mode is cleared. Since an interrupt request signal is synchronous with the system clock, the maximum time of $2/\phi$ (s) may be delayed from the point at which an interrupt request signal occurs until the interrupt exception handling is started.

Furthermore, it sometimes operates with half state early timing at the time of transition to sleep (medium-speed) mode.

6.2.2 Standby Mode

In standby mode, the system clock oscillator stops, so the CPU and on-chip peripheral modules stop functioning when the WDT disables the on-chip oscillator operation. However, as long as the rated voltage is supplied, the contents of CPU registers, on-chip RAM, and some on-chip peripheral module registers are retained. On-chip RAM contents will be retained as long as the voltage set by the RAM data retention voltage is provided. The I/O ports go to the high-impedance state.

Standby mode is cleared by an interrupt. When an interrupt is requested, the system clock pulse generator starts. After the time set in bits STS2 to STS0 in SYSCR1 has elapsed, standby mode is cleared and interrupt exception handling starts. After standby mode is cleared, a transition is made to active (high-speed) or active (medium-speed) mode according to the MSON bit in SYSCR2. Standby mode is not cleared if the I bit in CCR is set to 1 or the requested interrupt is disabled by the interrupt enable bit.

When the $\overline{\text{RES}}$ pin goes low, the system clock oscillator starts. Since system clock signals are supplied to the entire chip as soon as the system clock oscillator starts functioning, the $\overline{\text{RES}}$ pin must be kept low until the system clock oscillator output stabilizes (except when the power-on reset circuit is used). After the oscillator output has stabilized, the CPU starts reset exception handling if the $\overline{\text{RES}}$ pin is driven high (except when the power-on reset circuit is used).

6.2.3 Watch Mode

In watch mode, the system clock oscillator (when the WDT disables the on-chip oscillator operation) and CPU operation stop and on-chip peripheral modules stop functioning except for the RTC, timer F, asynchronous event counter, and LCD controller/driver. However, as long as the rated voltage is supplied, the contents of CPU registers, some on-chip peripheral module registers, and on-chip RAM are retained. The I/O ports retain their state before the transition.

Watch mode is cleared by an interrupt. When an interrupt is requested, watch mode is cleared and interrupt exception handling starts. When watch mode is cleared by an interrupt, a transition is made to active (high-speed) mode, active (medium-speed) mode, or subactive mode depending on the settings of the LSON bit in SYSCR1 and the MSON bit in SYSCR2. When the transition is made to active mode, after the time set in bits STS2 to STS0 in SYSCR1 has elapsed, interrupt exception handling starts. Watch mode is not cleared if the I bit in CCR is set to 1 or the requested interrupt is disabled by the interrupt enable register.

When the $\overline{\text{RES}}$ pin goes low, the system clock pulse generator starts. Since system clock signals are supplied to the entire chip as soon as the system clock pulse generator starts functioning, the $\overline{\text{RES}}$ pin must be kept low until the pulse generator output stabilizes. After the pulse generator output has stabilized, the CPU starts reset exception handling if the $\overline{\text{RES}}$ pin is driven high.

6.2.4 Subsleep Mode

In subsleep mode, the CPU operation stops but on-chip peripheral modules other than TPU, IIC2, the $\Delta\Sigma$ A/D converter, the A/D converter and PWM function. As long as a required voltage is applied, the contents of CPU registers, the on-chip RAM, and some registers of the on-chip peripheral modules are retained. I/O ports keep the same states as before the transition.

Subsleep mode is cleared by an interrupt. When an interrupt is requested, subsleep mode is cleared and interrupt exception handling starts. After subsleep mode is cleared, a transition is made to subactive mode. Subsleep mode is not cleared if the I bit in CCR is set to 1 or the requested interrupt is disabled by the interrupt enable register.

When the $\overline{\text{RES}}$ pin goes low, the system clock pulse generator starts. Since system clock signals are supplied to the entire chip as soon as the system clock pulse generator starts functioning, the $\overline{\text{RES}}$ pin must be kept low until the pulse generator output stabilizes. After the pulse generator output has stabilized, the CPU starts reset exception handling if the $\overline{\text{RES}}$ pin is driven high.

6.2.5 Subactive Mode

In subactive mode, the system clock oscillator (when the WDT disables the on-chip oscillator operation) stops but on-chip peripheral modules other than TPU, IIC2, the $\Delta\Sigma$ A/D converter, the A/D converter, and PWM function. As long as a required voltage is applied, the contents of some registers of the on-chip peripheral modules are retained.

Subactive mode is cleared by the SLEEP instruction. When subactive mode is cleared, a transition to subsleep mode, active mode, or watch mode is made, depending on the combination of bits SSBY, LSON, and TMA3 in SYSCR1 and bits MSON and DTON in SYSCR2. Subactive mode is not cleared if the I bit in CCR is set to 1 or the requested interrupt is disabled by the interrupt enable register.

When the $\overline{\text{RES}}$ pin goes low, the system clock pulse generator starts. Since system clock signals are supplied to the entire chip as soon as the system clock pulse generator starts functioning, the $\overline{\text{RES}}$ pin must be kept low until the pulse generator output stabilizes. After the pulse generator output has stabilized, the CPU starts reset exception handling if the $\overline{\text{RES}}$ pin is driven high.

The operating frequency of subactive mode is selected from $\phi_w/2$, $\phi_w/4$, and $\phi_w/8$ by the SA1 and SA0 bits in SYSCR2. After the SLEEP instruction is executed, the operating frequency changes to the frequency which is set before the execution.

6.2.6 Active (Medium-Speed) Mode

In active (medium-speed) mode, the system clock oscillator, subclock oscillator, CPU, and on-chip peripheral module function.

Active (medium-speed) mode is cleared by the SLEEP instruction. When active (medium-speed) mode is cleared, a transition to standby mode is made depending on the combination of bits SSBY, LSON, and TMA3 in SYSCR1, a transition to watch mode is made depending on the combination of bits SSBY and TMA3 in SYSCR1, or a transition to sleep mode is made depending on the combination of bits SSBY and LSON in SYSCR1. Moreover, a transition to active (high-speed) mode or subactive mode is made by a direct transition. Active (medium-speed) mode is not cleared if the I bit in CCR is set to 1 or the requested interrupt is disabled in the interrupt enable register. When the $\overline{\text{RES}}$ pin goes low, the CPU goes into the reset state and active (medium-speed) mode is cleared.

Furthermore, it sometimes operates with half state early timing at the time of transition to active (medium-speed) mode.

In active (medium-speed) mode, the on-chip peripheral modules function at the clock frequency set by the MA1 and MA0 bits in SYSCR1.

6.3 Direct Transition

The CPU can execute programs in two modes: active and subactive mode. A direct transition is a transition between these two modes without stopping program execution. A direct transition can be made by executing a SLEEP instruction while the DTON bit in SYSCR2 is set to 1. The direct transition also enables operating frequency modification in active or subactive mode. After the mode transition, direct transition interrupt exception handling starts.

If the direct transition interrupt is disabled by IENR2, a transition is made instead to sleep or watch mode. Note that if a direct transition is attempted while the I bit in CCR is set to 1, sleep or watch mode will be entered, and the resulting mode cannot be cleared by means of an interrupt.

- Direct transfer from active (high-speed) mode to active (medium-speed) mode
When a SLEEP instruction is executed in active (high-speed) mode while the SSBY and LSON bits in SYSCR1 are cleared to 0 and the MSON and DTON bits in SYSCR2 are set to 1, a transition is made to active (medium-speed) mode via sleep mode.
- Direct transfer from active (medium-speed) mode to active (high-speed) mode
When a SLEEP instruction is executed in active (medium-speed) mode while the SSBY and LSON bits in SYSCR1 are cleared to 0, the MSON bit in SYSCR2 is cleared to 0, and the DTON bit in SYSCR2 is set to 1, a transition is made to active (high-speed) mode via sleep mode.
- Direct transfer from active (high-speed) mode to subactive mode
When a SLEEP instruction is executed in active (high-speed) mode while the SSBY, TMA3, and LSON bits in SYSCR1 are set to 1 and the DTON bit in SYSCR2 is set to 1, a transition is made to subactive mode via watch mode.
- Direct transfer from subactive mode to active (high-speed) mode
When a SLEEP instruction is executed in subactive mode while the SSBY and TMA3 bits in SYSCR1 are set to 1, the LSON bit in SYSCR1 is cleared to 0, the MSON bit in SYSCR2 is cleared to 0, and the DTON bit in SYSCR2 is set to 1, a transition is made directly to active (high-speed) mode via watch mode after the waiting time set in bits STS2 to STS0 in SYSCR1 has elapsed.
- Direct transfer from active (medium-speed) mode to subactive mode
When a SLEEP instruction is executed in active (medium-speed) mode while the SSBY, TMA3, and LSON bits in SYSCR1 are set to 1 and the DTON bit in SYSCR2 is set to 1, a transition is made to subactive mode via watch mode.
- Direct transfer from subactive mode to active (medium-speed) mode
When a SLEEP instruction is executed in subactive mode while the SSBY and TMA3 bits in SYSCR1 are set to 1, the LSON bit in SYSCR1 is cleared to 0, and the MSON and DTON bits in SYSCR2 are set to 1, a transition is made directly to active (medium-speed) mode via watch mode after the waiting time set in bits STS2 to STS0 in SYSCR1 has elapsed.

6.3.1 Direct Transition from Active (High-Speed) Mode to Active (Medium-Speed) Mode

The time from the start of SLEEP instruction execution to the end of interrupt exception handling (the direct transition time) is calculated by equation (1).

$$\text{Direct transition time} = \{(\text{Number of SLEEP instruction execution states}) + (\text{Number of internal processing states})\} \times (\text{tcyc before transition}) + (\text{Number of interrupt exception handling execution states}) \times (\text{tcyc after transition}) \dots\dots\dots(1)$$

Example: Direct transition time = $(2 + 1) \times \text{tosc} + 14 \times 8\text{tosc} = 115\text{tosc}$ (when $\phi/8$ is selected as the CPU operating clock)

[Legend]

tosc: OSC clock cycle time

tcyc: System clock (ϕ) cycle time

6.3.2 Direct Transition from Active (Medium-Speed) Mode to Active (High-Speed) Mode

The time from the start of SLEEP instruction execution to the end of interrupt exception handling (the direct transition time) is calculated by equation (2).

$$\text{Direct transition time} = \{(\text{Number of SLEEP instruction execution states}) + (\text{Number of internal processing states})\} \times (\text{tcyc before transition}) + (\text{Number of interrupt exception handling execution states}) \times (\text{tcyc after transition}) \dots\dots\dots(2)$$

Example: Direct transition time = $(2 + 1) \times 8\text{tosc} + 14 \times \text{tosc} = 38\text{tosc}$ (when $\phi/8$ is selected as the CPU operating clock)

[Legend]

tosc: OSC clock cycle time

tcyc: System clock (ϕ) cycle time

6.3.3 Direct Transition from Subactive Mode to Active (High-Speed) Mode

The time from the start of SLEEP instruction execution to the end of interrupt exception handling (the direct transition time) is calculated by equation (3).

$$\text{Direct transition time} = \{(\text{Number of SLEEP instruction execution states}) + (\text{Number of internal processing states})\} \times (\text{tsbucyc before transition}) + \{(\text{Wait time set in bits STS2 to STS0}) + (\text{Number of interrupt exception handling execution states})\} \times (\text{tcyc after transition}) \dots\dots\dots(3)$$

Example: Direct transition time = $(2 + 1) \times 8t_w + (8192 + 14) \times t_{osc} = 24t_w + 8206t_{osc}$
(when $\phi w/8$ is selected as the CPU operating clock and wait time = 8192 states)

[Legend]

tosc: OSC clock cycle time

tw: Watch clock cycle time

tcyc: System clock (ϕ) cycle time

tsubcyc: Subclock (ϕ_{SUB}) cycle time

6.3.4 Direct Transition from Subactive Mode to Active (Medium-Speed) Mode

The time from the start of SLEEP instruction execution to the end of interrupt exception handling (the direct transition time) is calculated by equation (4).

$$\text{Direct transition time} = \{(\text{Number of SLEEP instruction execution states}) + (\text{Number of internal processing states})\} \times (\text{tsbucyc before transition}) + \{(\text{Wait time set in bits STS2 to STS0}) + (\text{Number of interrupt exception handling execution states})\} \times (\text{tcyc after transition}) \quad \dots\dots\dots(4)$$

Example: Direct transition time = $(2 + 1) \times 8tw + (8192 + 14) \times 8tosc$
 $= 24tw + 65648tosc$
 (when $\phi w/8$ or $\phi/8$ is selected as the CPU operating clock and wait time = 8192 states)

[Legend]

tosc: OSC clock cycle time

tw: Watch clock cycle time

tcyc: System clock (ϕ) cycle time

tsubcyc: Subclock (ϕ_{SUB}) cycle time

6.3.5 Notes on External Input Signal Changes before/after Direct Transition

- Direct transition from active (high-speed) mode to subactive mode
Since the mode transition is performed via watch mode, see section 6.5.2, Notes on External Input Signal Changes before/after Standby Mode.
- Direct transition from active (medium-speed) mode to subactive mode
Since the mode transition is performed via watch mode, see section 6.5.2, Notes on External Input Signal Changes before/after Standby Mode.
- Direct transition from subactive mode to active (high-speed) mode
Since the mode transition is performed via watch mode, see section 6.5.2, Notes on External Input Signal Changes before/after Standby Mode.
- Direct transition from subactive mode to active (medium-speed) mode
Since the mode transition is performed via watch mode, see section 6.5.2, Notes on External Input Signal Changes before/after Standby Mode.

6.4 Module Standby Function

The module-standby function can be set to any peripheral module. In module standby mode, the clock supply to modules stops to enter the power-down mode. Module standby mode enables each on-chip peripheral module to enter the standby state by clearing a bit that corresponds to each module in CKSTPR1 and CKSTPR2 to 0 and cancels the mode by setting the bit to 1. (See section 6.1.3, Clock Halt Registers 1 and 2 (CKSTPR1 and CKSTPR2).)

6.5 Usage Notes

6.5.1 Standby Mode Transition and Pin States

When a SLEEP instruction is executed in active (high-speed) mode or active (medium-speed) mode while the SSBY and TMA3 bits in SYSCR1 are set to 1 and the LSON bit in SYSCR1 is cleared to 0, a transition is made to standby mode. At the same time, pins go to the high-impedance state (except pins for which the pull-up MOS is designated as on). Figure 6.2 shows the timing in this case.




Figure 6.2 Standby Mode Transition and Pin States

6.5.2 Notes on External Input Signal Changes before/after Standby Mode

(1) When External Input Signal Changes before/after Standby Mode or Watch Mode

When an external input signal such as $\overline{\text{IRQ}}$, $\overline{\text{WKP}}$, or IRQAEC is input, both the high- and low-level widths of the signal must be at least two cycles of system clock ϕ or subclock ϕ_{SUB} (referred to together in this section as the internal clock). As the internal clock stops in standby mode and watch mode, the width of external input signals requires careful attention when a transition is made via these operating modes. Ensure that external input signals conform to the conditions stated in (3), Recommended Timing of External Input Signals, below.

(2) When External Input Signals cannot be Captured because Internal Clock Stops

The case of falling edge capture is shown in figure 6.3.

As shown in the case marked "Capture not possible," when an external input signal falls immediately after a transition to active mode or subactive mode, after oscillation is started by an interrupt via a different signal, the external input signal cannot be captured if the high-level width at that point is less than $2 t_{\text{eye}}$ or $2 t_{\text{subeye}}$.

(3) Recommended Timing of External Input Signals

To ensure dependable capture of an external input signal, high- and low-level signal widths of at least $2 t_{cyc}$ or $2 t_{subcyc}$ are necessary before a transition is made to standby mode or watch mode, as shown in "Capture possible: case 1."

External input signal capture is also possible with the timing shown in "Capture possible: case 2" and "Capture possible: case 3," in which a $2 t_{cyc}$ or $2 t_{subcyc}$ level width is secured.




Figure 6.3 External Input Signal Capture when Signal Changes before/after Standby Mode or Watch Mode

(4) Input Pins to which these Notes Apply

$\overline{\text{IRQ4}}$, $\overline{\text{IRQ3}}$, $\overline{\text{IRQ1}}$, $\overline{\text{IRQ0}}$, $\overline{\text{WKP7}}$ to $\overline{\text{WKP0}}$, $\overline{\text{IRQAEC}}$, $\overline{\text{TMIF}}$, $\overline{\text{ADTRG}}$, $\overline{\text{TIOCA1}}$, $\overline{\text{TIOCB1}}$, $\overline{\text{TIOCA2}}$ and $\overline{\text{TIOCB2}}$.

Section 7 ROM

The features of the 52-kbyte flash memory built into the flash memory (F-ZTAT) version are summarized below.

- Programming/erase methods

The flash memory is programmed 128 bytes at a time. Erase is performed in single-block units. The flash memory is configured as follows: 1 kbyte $\times$ 4 blocks, 28 kbytes $\times$ 1 block, 16 kbytes $\times$ 1 block, and 4 kbytes $\times$ 1 block. To erase the entire flash memory, each block must be erased in turn.

- On-board programming

On-board programming/erasing can be done in boot mode, in which the boot program built into the chip is started to erase or program of the entire flash memory. In normal user program mode, individual blocks can be erased or programmed.

- Programmer mode

Flash memory can be programmed/erased in programmer mode using a PROM programmer, as well as in on-board programming mode.

- Automatic bit rate adjustment

For data transfer in boot mode, this LSI's bit rate can be automatically adjusted to match the transfer bit rate of the host.

- Programming/erasing protection

Sets software protection against flash memory programming/erasing.

- Power-down mode

Operation of the power supply circuit can be partly halted in subactive mode. As a result, flash memory can be read with low power consumption.

- Module standby mode

Use of module standby mode enables this module to be placed in standby mode independently when not used. (For details, refer to section 6.4, Module Standby Function.)

7.1 Block Configuration

Figure 7.1 shows the block configuration of flash memory. The thick lines indicate erasing units, the narrow lines indicate programming units, and the values are addresses. The 52-kbyte flash memory is divided into 1 kbyte $\times$ 4 blocks, 28 kbytes $\times$ 1 block, 16 kbytes $\times$ 1 block, and 4 kbytes $\times$ 1 block. Erasing is performed in these units. Programming is performed in 128-byte units starting from an address with lower eight bits H'00 or H'80.

Erase unit 1 kbyte	H'0000	H'0001	H'0002	← Programming unit: 128 bytes →	H'007F
	H'0080	H'0081	H'0082		H'00FF
	H'0380	H'0381	H'0382		H'03FF
Erase unit 1 kbyte	H'0400	H'0401	H'0402	← Programming unit: 128 bytes →	H'047F
	H'0480	H'0481	H'0482		H'04FF
	H'0780	H'0781	H'0782		H'07FF
Erase unit 1 kbyte	H'0800	H'0801	H'0802	← Programming unit: 128 bytes →	H'087F
	H'0880	H'0881	H'0882		H'08FF
	H'0B80	H'0B81	H'0B82		H'0BFF
Erase unit 1 kbyte	H'0C00	H'0C01	H'0C02	← Programming unit: 128 bytes →	H'0C7F
	H'0C80	H'0C81	H'0C82		H'0CFF
	H'0F80	H'0F81	H'0F82		H'0FFF
Erase unit 28 kbytes	H'1000	H'1001	H'1002	← Programming unit: 128 bytes →	H'107F
	H'1080	H'1081	H'1082		H'10FF
	H'7F80	H'7F81	H'7F82		H'7FFF
Erase unit 16 kbytes	H'8000	H'8001	H'8002	← Programming unit: 128 bytes →	H'807F
	H'8080	H'8081	H'8082		H'80FF
	H'BF80	H'BF81	H'BF82		H'BFFF
Erase unit 4 kbytes	H'C000	H'C001	H'C002		H'C07F
	H'C080	H'C081	H'C082		H'C0FF
	H'CF80	H'CF81	H'CF82		H'CFFF

Figure 7.1 Flash Memory Block Configuration

7.2 Register Descriptions

The flash memory has the following registers.

- Flash memory control register 1 (FLMCR1)
- Flash memory control register 2 (FLMCR2)
- Erase block register 1 (EBR1)
- Flash memory power control register (FLPWCR)
- Flash memory enable register (FENR)

7.2.1 Flash Memory Control Register 1 (FLMCR1)

FLMCR1 is a register that makes the flash memory change to program mode, program-verify mode, erase mode, or erase-verify mode. For details on register setting, refer to section 7.4, Flash Memory Programming/Erasing.

Bit	Bit Name	Initial Value	R/W	Description
7	—	0	—	Reserved This bit is always read as 0.
6	SWE	0	R/W	Software Write Enable When this bit is set to 1, flash memory programming/erasing is enabled. When this bit is cleared to 0, other FLMCR1 register bits and all EBR1 bits cannot be set.
5	ESU	0	R/W	Erase Setup When this bit is set to 1, the flash memory changes to the erase setup state. When it is cleared to 0, the erase setup state is cancelled. Set this bit to 1 before setting the E bit to 1 in FLMCR1.
4	PSU	0	R/W	Program Setup When this bit is set to 1, the flash memory changes to the program setup state. When it is cleared to 0, the program setup state is cancelled. Set this bit to 1 before setting the P bit in FLMCR1.
3	EV	0	R/W	Erase-Verify When this bit is set to 1, the flash memory changes to erase-verify mode. When it is cleared to 0, erase-verify mode is cancelled.

Bit	Bit Name	Initial Value	R/W	Description
2	PV	0	R/W	Program-Verify When this bit is set to 1, the flash memory changes to program-verify mode. When it is cleared to 0, program-verify mode is cancelled.
1	E	0	R/W	Erase When this bit is set to 1 while SWE=1 and ESU=1, the flash memory changes to erase mode. When it is cleared to 0, erase mode is cancelled.
0	P	0	R/W	Program When this bit is set to 1 while SWE=1 and PSU=1, the flash memory changes to program mode. When it is cleared to 0, program mode is cancelled.

7.2.2 Flash Memory Control Register 2 (FLMCR2)

FLMCR2 is a register that displays the state of flash memory programming/erasing. FLMCR2 is a read-only register, and should not be written to.

Bit	Bit Name	Initial Value	R/W	Description
7	FLER	0	R	Flash Memory Error Indicates that an error has occurred during an operation on flash memory (programming or erasing). When FLER is set to 1, flash memory goes to the error-protection state. See section 7.5.3, Error Protection, for details.
6 to 0	—	All 0	—	Reserved These bits are always read as 0.

7.2.3 Erase Block Register 1 (EBR1)

EBR1 specifies the flash memory erase area block. EBR1 is initialized to H'00 when the SWE bit in FLMCR1 is 0. Do not set more than one bit at a time, as this will cause all the bits in EBR1 to be automatically cleared to 0.

Bit	Bit Name	Initial Value	R/W	Description
7	—	0	—	Reserved This bit is always read as 0.
6	EB6	0	R/W	When this bit is set to 1, 4 kbytes of H'C000 to H'CFFF will be erased.
5	EB5	0	R/W	When this bit is set to 1, 16 kbytes of H'8000 to H'BFFF will be erased.
4	EB4	0	R/W	When this bit is set to 1, 28 kbytes of H'1000 to H'7FFF will be erased.
3	EB3	0	R/W	When this bit is set to 1, 1 kbyte of H'0C00 to H'0FFF will be erased.
2	EB2	0	R/W	When this bit is set to 1, 1 kbyte of H'0800 to H'0BFF will be erased.
1	EB1	0	R/W	When this bit is set to 1, 1 kbyte of H'0400 to H'07FF will be erased.
0	EB0	0	R/W	When this bit is set to 1, 1 kbyte of H'0000 to H'03FF will be erased.

7.2.4 Flash Memory Power Control Register (FLPWCR)

FLPWCR enables or disables a transition to the flash memory power-down mode when the LSI switches to subactive mode. There are two modes: mode in which operation of the power supply circuit of flash memory is partly halted in power-down mode and flash memory can be read, and mode in which even if a transition is made to subactive mode, operation of the power supply circuit of flash memory is retained and flash memory can be read.

Bit	Bit Name	Initial Value	R/W	Description
7	PDWND	0	R/W	Power-Down Disable When this bit is 0 and a transition is made to subactive mode, the flash memory enters the power-down mode. When this bit is 1, the flash memory remains in the normal mode even after a transition is made to subactive mode.
6 to 0	—	All 0	—	Reserved These bits are always read as 0.

7.2.5 Flash Memory Enable Register (FENR)

Bit 7 (FLSHE) in FENR enables or disables the CPU access to the flash memory control registers, FLMCR1, FLMCR2, EBR1, and FLPWCR.

Bit	Bit Name	Initial Value	R/W	Description
7	FLSHE	0	R/W	Flash Memory Control Register Enable Flash memory control registers can be accessed when this bit is set to 1. Flash memory control registers cannot be accessed when this bit is set to 0.
6 to 0	—	All 0	—	Reserved These bits are always read as 0.

7.3 On-Board Programming Modes

There are two modes for programming/erasing of the flash memory; boot mode, which enables on-board programming/erasing, and programmer mode, in which programming/erasing is performed with a PROM programmer. On-board programming/erasing can also be performed in user program mode. At reset-start in reset mode, this LSI changes to a mode depending on the TEST pin settings, $\overline{\text{NMI}}$ pin settings, and input level of each port, as shown in table 7.1. The input level of each pin must be defined four states before the reset ends.

When changing to boot mode, the boot program built into this LSI is initiated. The boot program transfers the programming control program from the externally-connected host to on-chip RAM via SCI3 (channel 1). After erasing the entire flash memory, the programming control program is executed. This can be used for programming initial values in the on-board state or for a forcible return when programming/erasing can no longer be done in user program mode. In user program mode, individual blocks can be erased and programmed by branching to the user program/erase control program prepared by the user.

Table 7.1 Setting Programming Modes

TEST	$\overline{\text{NMI}}$	P36	PB0	PB1	PB2	LSI State after Reset End
0	1	X	X	X	X	User Mode
0	0	1	X	X	X	Boot Mode
1	X	X	0	0	0	Programmer Mode

[Legend] X: Don't care.

7.3.1 Boot Mode

Table 7.2 shows the boot mode operations between reset end and branching to the programming control program.

1. When boot mode is used, the flash memory programming control program must be prepared in the host beforehand. Prepare a programming control program in accordance with the description in section 7.4, Flash Memory Programming/Erasing.
2. SCI3 should be set to asynchronous mode, and the transfer format as follows: 8-bit data, 1 stop bit, and no parity. The inversion function of TXD and RXD pins by SPCR is set to “Not to be inverted,” so do not put the circuit for inverting a value between the host and this LSI.
3. When the boot program is initiated, the chip measures the low-level period of asynchronous SCI communication data (H'00) transmitted continuously from the host. The chip then calculates the bit rate of transmission from the host, and adjusts the SCI3 bit rate to match that of the host. The reset should end with the RXD pin high. The RXD and TXD pins should be pulled up on the board if necessary. After the reset is complete, it takes approximately 100 states before the chip is ready to measure the low-level period.
4. After matching the bit rates, the chip transmits one H'00 byte to the host to indicate the completion of bit rate adjustment. The host should confirm that this adjustment end indication (H'00) has been received normally, and transmit one H'55 byte to the chip. If reception could not be performed normally, initiate boot mode again by a reset. Depending on the host's transfer bit rate and system clock frequency of this LSI, there will be a discrepancy between the bit rates of the host and the chip. To operate the SCI properly, set the host's transfer bit rate and system clock frequency of this LSI within the ranges listed in table 7.3.
5. In boot mode, a part of the on-chip RAM area is used by the boot program. The area H'F780 to H'FEFF is the area to which the programming control program is transferred from the host. The boot program area cannot be used until the execution state in boot mode switches to the programming control program.
6. Before branching to the programming control program, the chip terminates transfer operations by SCI3 (by clearing the RE and TE bits in SCR to 0), however the adjusted bit rate value remains set in BRR. Therefore, the programming control program can still use it for transfer of program data or verify data with the host. The TXD pin is high (PCR42 = 1, P42 = 1). The contents of the CPU general registers are undefined immediately after branching to the programming control program. These registers must be initialized at the beginning of the programming control program, as the stack pointer (SP), in particular, is used implicitly in subroutine calls, etc.
7. Boot mode can be cleared by a reset. End the reset after driving the reset pin low, waiting at least 20 states, and then setting the $\overline{\text{NMI}}$ pin. Boot mode is also cleared when a WDT overflow occurs.
8. Do not change the TEST pin and $\overline{\text{NMI}}$ pin input levels in boot mode.

Table 7.2 Boot Mode Operation

Item	Host Operation	Communication Contents	LSI Operation
	Processing Contents		Processing Contents
Boot mode initiation			Branches to boot program at reset-start. Boot program initiation
Bit rate adjustment	Continuously transmits data H'00 at specified bit rate. Transmits data H'55 when data H'00 is received error-free.	H'00, H'00 . . . H'00 H'00 H'55	- Measures low-level period of receive data H'00. - Calculates bit rate and sets BRR in SCI3. - Transmits data H'00 to host as adjustment end indication. H'55 reception.
Flash memory erase	Boot program erase error H'AA reception	H'FF H'AA	Checks flash memory data, erases all flash memory blocks in case of written data existing, and transmits data H'AA to host. (If erase could not be done, transmits data H'FF to host and aborts operation.)
Transfer of number of bytes of programming control program	Transmits number of bytes (N) of programming control program to be transferred as 2-byte data (low-order byte following high-order byte) Transmits 1-byte of programming control program (repeated for N times) H'AA reception	Upper bytes, lower bytes Echoback H'XX Echoback H'AA	Echobacks the 2-byte data received to host. Echobacks received data to host and also transfers it to RAM. (repeated for N times) Transmits data H'AA to host.
			Branches to programming control program transferred to on-chip RAM and starts execution.

Table 7.3 System Clock Frequencies for which Automatic Adjustment of LSI Bit Rate is Possible

Host Bit Rate	System Clock Frequency Range of LSI
9,600 bps	8 to 10 MHz
4,800 bps	4 to 10 MHz
2,400 bps	2 to 10 MHz

7.3.2 Programming/Erasing in User Program Mode

On-board programming/erasing of an individual flash memory block can also be performed in user program mode by branching to a user program/erase control program. The user must set branching conditions and provide on-board means of supplying programming data. The flash memory must contain the user program/erase control program or a program that provides the user program/erase control program from external memory. As the flash memory itself cannot be read during programming/erasing, transfer the user program/erase control program to on-chip RAM, as in boot mode. Figure 7.2 shows a sample procedure for programming/erasing in user program mode. Prepare a user program/erase control program in accordance with the description in section 7.4, Flash Memory Programming/Erasing.




Figure 7.2 Programming/Erasing Flowchart Example in User Program Mode

7.4 Flash Memory Programming/Erasing

A software method using the CPU is employed to program and erase flash memory in the on-board programming modes. Depending on the FLMCR1 setting, the flash memory operates in one of the following four modes: Program mode, program-verify mode, erase mode, and erase-verify mode. The programming control program in boot mode and the user program/erase control program in user program mode use these operating modes in combination to perform programming/erasing. Flash memory programming and erasing should be performed in accordance with the descriptions in section 7.4.1, Program/Program-Verify and section 7.4.2, Erase/Erase-Verify, respectively.

7.4.1 Program/Program-Verify

When writing data or programs to the flash memory, the program/program-verify flowchart shown in figure 7.3 should be followed. Performing programming operations according to this flowchart will enable data or programs to be written to the flash memory without subjecting the chip to voltage stress or sacrificing program data reliability.

1. Programming must be done to an empty address. Do not reprogram an address to which programming has already been performed.
2. Programming should be carried out 128 bytes at a time. A 128-byte data transfer must be performed even if writing fewer than 128 bytes. In this case, H'FF data must be written to the extra addresses.
3. Prepare the following data storage areas in RAM: A 128-byte programming data area, a 128-byte reprogramming data area, and a 128-byte additional-programming data area. Perform reprogramming data computation according to table 7.4, and additional programming data computation according to table 7.5.
4. Consecutively transfer 128 bytes of data in byte units from the reprogramming data area or additional-programming data area to the flash memory. The program address and 128-byte data are latched in the flash memory. The lower 8 bits of the start address in the flash memory destination area must be H'00 or H'80.
5. The time during which the P bit is set to 1 is the programming time. Table 7.6 shows the allowable programming times.
6. The watchdog timer (WDT) is set to prevent overprogramming due to program runaway, etc. An overflow cycle of approximately 6.6 ms is allowed.
7. For a dummy write to a verify address, write 1-byte data H'FF to an address whose lower 2 bits are B'00. Verify data can be read in words or in longwords from the address to which a dummy write was performed.
8. The maximum number of repetitions of the program/program-verify sequence of the same bit is 1,000.




Figure 7.3 Program/Program-Verify Flowchart

Table 7.4 Reprogram Data Computation Table

Program Data	Verify Data	Reprogram Data	Comments
0	0	1	Programming completed
0	1	0	Reprogram bit
1	0	1	—
1	1	1	Remains in erased state

Table 7.5 Additional-Program Data Computation Table

Reprogram Data	Verify Data	Additional-Program Data	Comments
0	0	0	Additional-program bit
0	1	1	No additional programming
1	0	1	No additional programming
1	1	1	No additional programming

Table 7.6 Programming Time

n (Number of Writes)	Programming Time	In Additional Programming	Comments
1 to 6	30	10	
7 to 1,000	200	—	

Note: Time shown in μ s.

7.4.2 Erase/Erase-Verify

When erasing flash memory, the erase/erase-verify flowchart shown in figure 7.4 should be followed.

1. Prewriting (setting erase block data to all 0s) is not necessary.
2. Erasing is performed in block units. Make only a single-bit specification in the erase block register (EBR1). To erase multiple blocks, each block must be erased in turn.
3. The time during which the E bit is set to 1 is the flash memory erase time.
4. The watchdog timer (WDT) is set to prevent overerasing due to program runaway, etc. An overflow cycle of approximately 19.8 ms is allowed.
5. For a dummy write to a verify address, write 1-byte data H'FF to an address whose lower two bits are B'00. Verify data can be read in longwords from the address to which a dummy write was performed.
6. If the read data is not erased successfully, set erase mode again, and repeat the erase/erase-verify sequence as before. The maximum number of repetitions of the erase/erase-verify sequence is 100.

7.4.3 Interrupt Handling when Programming/Erasing Flash Memory

All interrupts, including the NMI interrupt, are disabled while flash memory is being programmed or erased, or while the boot program is executing, for the following three reasons:

1. Interrupt during programming/erasing may cause a violation of the programming or erasing algorithm, with the result that normal operation cannot be assured.
2. If interrupt exception handling starts before the vector address is written or during programming/erasing, a correct vector cannot be fetched and the CPU malfunctions.
3. If an interrupt occurs during boot program execution, normal boot mode sequence cannot be carried out.



Rev. 1.00, 07/04, page 137 of 570

7.5 Program/Erase Protection

There are three kinds of flash memory program/erase protection; hardware protection, software protection, and error protection.

7.5.1 Hardware Protection

Hardware protection refers to a state in which programming/erasing of flash memory is forcibly disabled or aborted because of a transition to reset, subactive mode, subsleep mode, or standby mode. Flash memory control register 1 (FLMCR1), flash memory control register 2 (FLMCR2), and erase block register 1 (EBR1) are initialized. In a reset via the $\overline{\text{RES}}$ pin, the reset state is not entered unless the $\overline{\text{RES}}$ pin is held low until oscillation stabilizes after powering on. In the case of a reset during operation, hold the $\overline{\text{RES}}$ pin low for the $\overline{\text{RES}}$ pulse width specified in the AC Characteristics section.

7.5.2 Software Protection

Software protection can be implemented against programming/erasing of all flash memory blocks by clearing the SWE bit in FLMCR1. When software protection is in effect, setting the P or E bit in FLMCR1 does not cause a transition to program mode or erase mode. By setting the erase block register 1 (EBR1), erase protection can be set for individual blocks. When EBR1 is set to H'00, erase protection is set for all blocks.

7.5.3 Error Protection

In error protection, an error is detected when CPU runaway occurs during flash memory programming/erasing, or operation is not performed in accordance with the program/erase algorithm, and the program/erase operation is forcibly aborted. Aborting the program/erase operation prevents damage to the flash memory due to overprogramming or overerasing.

When the following errors are detected during programming/erasing of flash memory, the FLER bit in FLMCR2 is set to 1, and the error protection state is entered.

- When the flash memory of the relevant address area is read during programming/erasing (including vector read and instruction fetch)
- Immediately after exception handling excluding a reset during programming/erasing
- When a SLEEP instruction is executed during programming/erasing

The FLMCR1, FLMCR2, and EBR1 settings are retained, however program mode or erase mode is aborted at the point at which the error occurred. Program mode or erase mode cannot be re-entered by re-setting the P or E bit. However, PV and EV bit settings are retained, and a transition can be made to verify mode. Error protection can be cleared only by a reset.

7.6 Programmer Mode

In programmer mode, a PROM programmer can be used to perform programming/erasing via a socket adapter, just as a discrete flash memory. Use a PROM programmer that supports the MCU device type with the on-chip 64-kbyte flash memory (FZTAT64V5).

7.7 Power-Down States for Flash Memory

In user mode, the flash memory will operate in either of the following states:

- Normal operating mode
The flash memory can be read and written to at high speed.
- Power-down operating mode
The power supply circuit of flash memory can be partly halted. As a result, flash memory can be read with low power consumption.
- Standby mode
All flash memory circuits are halted.

Table 7.7 shows the correspondence between the operating modes of this LSI and the flash memory. In subactive mode, the flash memory can be set to operate in power-down mode with the PDWND bit in FLPWCR. When the flash memory returns to its normal operating state from power-down mode or standby mode, a period to stabilize operation of the power supply circuits that were stopped is needed. When the flash memory returns to its normal operating state, bits STS2 to STS0 in SYSCR1 must be set to provide a wait time of at least 20 μ s, even when the external clock is being used.

Table 7.7 Flash Memory Operating States

LSI Operating State	Flash Memory Operating State	
	PDWND = 0 (Initial Value)	PDWND = 1
Active mode	Normal operating mode	Normal operating mode
Subactive mode	Power-down mode	Normal operating mode
Sleep mode	Normal operating mode	Normal operating mode
Subsleep mode	Standby mode	Standby mode
Standby mode	Standby mode	Standby mode

7.8 Notes on Setting Module Standby Mode

When the flash memory is set to enter module standby mode, the system clock supply is stopped to the module, the function is stopped, and the state is the same as that in standby mode. Also program operation is stopped in the flash memory. Therefore operation program should be transferred to the RAM and the program should run in the RAM. Then the flash memory should be set to enter module standby mode.

Even if an interrupt source occurs while the interrupt is enabled in module standby mode, the interrupt request is not accepted but the program may run away.

Before the flash memory is set to enter module standby mode, the corresponding bit in the interrupt enable register should be cleared to 0 and the I bit in CCR should be set to 1. Then after the flash memory enters module standby mode, NMI and address break interrupt requests should not be generated. Figure 7.5 shows a module standby mode setting.




Figure 7.5 Module Standby Mode Setting

Section 8 RAM

This LSI has an on-chip high-speed static RAM. The RAM is connected to the CPU by a 16-bit data bus, enabling two-state access by the CPU to both byte data and word data.

Product Classification		RAM Size	RAM Address
Flash memory version	H8/38086RF	3 kbytes	H'F380 to H'FF7F
Masked ROM version	H8/38086R	2 kbytes	H'F780 to H'FF7F
	H8/38085R	2 kbytes	H'F780 to H'FF7F
	H8/38084R	1 kbyte	H'FB80 to H'FF7F
	H8/38083R	1 kbyte	H'FB80 to H'FF7F

Section 9 I/O Ports

The H8/38086R Group has 55 general I/O ports and six general input-only ports. Port 9 is a large current port, which can drive 15 mA (@ $V_{OL} = 1.0$ V) when a low level signal is output. Any of these ports can become an input port immediately after a reset. They can also be used as I/O pins of the on-chip peripheral modules or external interrupt input pins, and these functions can be switched depending on the register settings. The registers for selecting these functions can be divided into two types: those included in I/O ports and those included in each on-chip peripheral module. General I/O ports are comprised of the port control register for controlling inputs/outputs and the port data register for storing output data and can select inputs/outputs in bit units.

For details on the execution of bit manipulation instructions to the port data register (PDR), see section 2.8.3, Bit-Manipulation Instruction.

For details on block diagrams for each port, see Appendix B.1, I/O Port Block Diagrams.

9.1 Port 1

Port 1 is an I/O port also functioning as an SCI4 I/O pin, TPU I/O pin, and asynchronous event counter input pin. Figure 9.1 shows its pin configuration.




Figure 9.1 Port 1 Pin Configuration

Port 1 has the following registers.

- Port data register 1 (PDR1)
- Port control register 1 (PCR1)
- Port pull-up control register 1 (PUCR1)
- Port mode register 1 (PMR1)

9.1.1 Port Data Register 1 (PDR1)

PDR1 is a register that stores data of port 1.

Bit	Bit Name	Initial Value	R/W	Description
7	—	1	—	If port 1 is read while PCR1 bits are set to 1, the values stored in PDR1 are read, regardless of the actual pin states. If port 1 is read while PCR1 bits are cleared to 0, the pin states are read.
6	P16	0	R/W	
5	P15	0	R/W	Bit 7 is reserved. This bit is always read as 1 and cannot be modified.
4	P14	0	R/W	
3	P13	0	R/W	
2	P12	0	R/W	
1	P11	0	R/W	
0	P10	0	R/W	

9.1.2 Port Control Register 1 (PCR1)

PCR1 selects inputs/outputs in bit units for pins to be used as general I/O ports of port 1.

Bit	Bit Name	Initial Value	R/W	Description
7	—	1	—	Setting a PCR1 bit to 1 makes the corresponding pin (P16 to P10) an output pin, while clearing the bit to 0 makes the pin an input pin. The settings in PCR1 and in PDR1 are valid when the corresponding pin is designated as a general I/O pin.
6	PCR16	0	W	
5	PCR15	0	W	PCR1 is a write-only register. These bits are always read as 1.
4	PCR14	0	W	
3	PCR13	0	W	Bit 7 is reserved. This bit cannot be modified.
2	PCR12	0	W	
1	PCR11	0	W	
0	PCR10	0	W	

9.1.3 Port Pull-Up Control Register 1 (PUCR1)

PUCR1 controls the pull-up MOS of the port 1 pins in bit units.

Bit	Bit Name	Initial Value	R/W	Description
7	—	1	—	When a PCR1 bit is cleared to 0, setting the corresponding PUCR1 bit to 1 turns on the pull-up MOS for the corresponding pin, while clearing the bit to 0 turns off the pull-up MOS. Bit 7 is reserved. This bit is always read as 1 and cannot be modified.
6	PUCR16	0	R/W	
5	PUCR15	0	R/W	
4	PUCR14	0	R/W	
3	PUCR13	0	R/W	
2	PUCR12	0	R/W	
1	PUCR11	0	R/W	
0	PUCR10	0	R/W	

9.1.4 Port Mode Register 1 (PMR1)

PMR1 controls the selection of functions for port 1 pins.

Bit	Bit Name	Initial Value	R/W	Description
7 to 2	—	All 1	—	Reserved These bits are always read as 1 and cannot be modified.
1	AEVL	0	R/W	P11/AEVL Pin Function Switch Selects whether pin P11/AEVL is used as P11 or as AEVL. 0: P11 I/O pin 1: AEVL input pin
0	AEVH	0	R/W	P10/AEVH Pin Function Switch Selects whether pin P10/AEVH is used as P10 or as AEVH. 0: P10 I/O pin 1: AEVH input pin

9.1.5 Pin Functions

The relationship between the register settings and the port functions is shown below.

P16/SCK4 pin

The pin function is switched as shown below according to the combination of the CKS3 to CKS0 bits in SCSR4 and PCR16 bit in PCR1.

CKS3* ¹	1* ¹			0* ¹
CKS2 to CKS0* ¹	Other than B'111* ¹		B'111* ¹	x* ¹
PCR16	0	1	x	x
Pin Function	P16 input pin	P16 output pin	SCK4 input pin* ²	SCK4 output pin* ²

[Legend] x: Don't care.

Notes: 1. Supported only by the F-ZTAT™ version.

2. Only port function is available for the masked ROM version.

P15/TIOCB2 pin

The pin function is switched as shown below according to the combination of the TPU channel 2 setting by the MD1 and MD0 bits in TMDR_2, IOB3 to IOB0 bits in TIOR_2, and CCLR1 and CCLR0 bits in TCR_2, and the PCR15 bit in PCR1.

TPU Channel 2 Setting	Next table (1)	Next table (2)	
PCR15	—	0	1
Pin Function	TIOCB2 output pin	P15 input pin	P15 output pin
		TIOCB2 input pin*	

Note: * When the MD1 and MD0 bits are set to B'00 and the IOB3 bit to 1, the pin function becomes the TIOCB2 input pin.

TPU Channel 2 Setting	(2)	(1)	(2)	(2)	(1)	(2)
MD1, MD0	B'00		B'10	B'11		
IOB3 to IOB0	B'0000 B'0100 B'1xxx	B'0001 to B'0011 B'0101 to B'0111	—	B'xx00	Other than B'xx00	
CCLR1, CCLR0	—	—	—	—	B'10	B'10
Output Function	—	Output compare output	—	—	PWM mode 2 output	—

[Legend] x: Don't care.

P14/TIOCA2/TCLKC pin

The pin function is switched as shown below according to the combination of the TPU channel 2 setting by the MD1 and MD0 bits in TMDR_2, IOA3 to IOA0 bits in TIOR_2, and CCLR1 and CCLR0 bits in TCR_2, the TPSC2 to TPSC0 bits in TCR_2, and the PCR14 bit in PCR1.

TPU Channel 2 Setting	Next table (1)	Next table (2)	
PCR14	—	0	1
Pin Function	TIOCA2 output pin	P14 input pin	P14 output pin
		TIOCA2 input pin* ¹	
	TCLKC input pin* ²		

- Notes: 1. When the MD1 and MD0 bits are set to B'00 and the IOA3 bit to 1, the pin function becomes the TIOCA2 input pin.
 2. When the TPSC2 to TPSC0 bits in TCR_2 are set to B'110, the pin function becomes the TCLKC input pin.

TPU Channel 2 Setting	(2)	(1)	(2)	(1)	(1)	(2)
MD1, MD0	B'00		B'1x	B'11		
IOA3 to IOA0	B'0000 B'0100 B'1xxx	B'0001 to B'0011 B'0101 to B'0111	B'xx00	Other than B'xx00	Other than B'xx00	
CCLR1, CCLR0	—	—	—	—	Other than B'10	B'10
Output Function	—	Output compare output	—	PWM mode 1* output	PWM mode 2 output	—

[Legend] x: Don't care.

Note: * The output of the TIOCB2 pin is disabled.

P13/TIOCB1/TCLKB pin

The pin function is switched as shown below according to the combination of the TPU channel 1 setting by the MD1 and MD0 bits in TMDR_1, IOB3 to IOB0 bits in TIOR_1, and CCLR1 and CCLR0 bits in TCR_1, the TPSC2 to TPSC0 bits in TCR_1 and TCR_2, and the PCR13 bit in PCR1.

TPU Channel 1 Setting	Next table (1)	Next table (2)	
PCR13	—	0	1
Pin Function	TIOCB1 output pin	P13 input pin	P13 output pin
		TIOCB1 input pin* ¹	
	TCLKB input pin* ²		

- Notes: 1. When the MD1 and MD0 bits are set to B'00 and the IOB3 bit to 1, the pin function becomes the TIOCB1 input pin.
 2. When the TPSC2 to TPSC0 bits in TCR_1 or TCR_2 are set to B'101, the pin function becomes the TCLKB input pin.

TPU Channel 1 Setting	(2)	(1)	(2)	(2)	(1)	(2)
MD1, MD0	B'00		B'10	B'11		
IOB3 to IOB0	B'0000 B'0100 B'1xxx	B'0001 to B'0011 B'0101 to B'0111	—	B'xx00	Other than B'xx00	
CCLR1, CCLR0	—	—	—	—	Other than B'10	B'10
Output Function	—	Output compare output	—	—	PWM mode 2 output	—

[Legend] x: Don't care.

P12/TIOCA1/TCLKA pin

The pin function is switched as shown below according to the combination of the TPU channel 1 setting by the MD1 and MD0 bits in TMDR_1, IOA3 to IOA0 bits in TIOR_1, and CCLR1 and CCLR0 bits in TCR_1, the TPSC2 to TPSC0 bits in TCR_1 and TCR_2, and the PCR12 bit in PCR1.

TPU Channel 1 Setting	Next table (1)	Next table (2)	
PCR12	—	0	1
Pin Function	TIOCA1 output pin	P12 input pin	P12 output pin
		TIOCA1 input pin* ¹	
	TCLKA input pin* ²		

- Notes: 1. When the MD1 and MD0 bits are set to B'00 and the IOA3 bit to 1, the pin function becomes the TIOCA1 input pin.
 2. When the TPSC2 to TPSC0 bits in TCR_1 or TCR_2 are set to B'100, the pin function becomes the TCLKA input pin.

TPU Channel 1 Setting	(2)	(1)	(2)	(1)	(1)	(2)
MD1, MD0	B'00		B'1x	B'10	B'11	
IOA3 to IOA0	B'0000 B'0100 B'1xxx	B'0001 to B'0011 B'0101 to B'0111	B'xx00	Other than B'xx00	Other than B'xx00	
CCLR1, CCLR0	—	—	—	—	Other than B'10	B'10
Output Function	—	Output compare output	—	PWM mode 1* output	PWM mode 2 output	—

[Legend] x: Don't care.

Note: * The output of the TIOCB1 pin is disabled.

P11/AEVL pin

The pin function is switched as shown below according to the combination of the AEVL bit in PMR1 and PCR11 bit in PCR.

AEVL	0		1
PCR11	0	1	x
Pin Function	P11 input pin	P11 output pin	AEVL input pin

[Legend] x: Don't care.

P10/AEVH pin

The pin function is switched as shown below according to the combination of the AEVH bit in PMR1 and PCR10 bit in PCR.

AEVH	0		1
PCR10	0	1	x
Pin Function	P10 input pin	P10 output pin	AEVH input pin

[Legend] x: Don't care.

9.1.6 Input Pull-Up MOS

Port I has an on-chip input pull-up MOS function that can be controlled by software. When a PCR1 bit is cleared to 0, setting the corresponding PUCR1 bit to 1 turns on the input pull-up MOS for that pin. The input pull-up MOS function is in the off state after a reset.

(n = 6 to 0)

PCR1n	0		1
PUCR1n	0	1	x
Input Pull-Up MOS	Off	On	Off

[Legend] x: Don't care.

9.2 Port 3

Port 3 is an I/O port also functioning as an SCI4 I/O pin, SCI3_2 I/O pin, IIC2 I/O pin, and RTC output pin. Figure 9.2 shows its pin configuration.




Figure 9.2 Port 3 Pin Configuration

Port 3 has the following registers.

- Port data register 3 (PDR3)
- Port control register 3 (PCR3)
- Port pull-up control register 3 (PUCR3)
- Port mode register 3 (PMR3)

9.2.1 Port Data Register 3 (PDR3)

PDR3 is a register that stores data of port 3.

Bit	Bit Name	Initial Value	R/W	Description
7	P37	0	R/W	If port 3 is read while PCR3 bits are set to 1, the values stored in PDR3 are read, regardless of the actual pin states. If port 3 is read while PCR3 bits are cleared to 0, the pin states are read.
6	P36	0	R/W	
5	—	1	—	
4	—	1	—	Bits 5 to 3 are reserved. These bits are always read as 1 and cannot be modified.
3	—	1	—	
2	P32	0	R/W	
1	P31	0	R/W	
0	P30	0	R/W	

9.2.2 Port Control Register 3 (PCR3)

PCR3 selects inputs/outputs in bit units for pins to be used as general I/O ports of port 3.

Bit	Bit Name	Initial Value	R/W	Description
7	PCR37	0	W	Setting a PCR3 bit to 1 makes the corresponding pin (P37, P36, P32 to P30) an output pin, while clearing the bit to 0 makes the pin an input pin. The settings in PCR3 and in PDR3 are valid when the corresponding pin is designated as a general I/O pin.
6	PCR36	0	W	
5	—	1	—	
4	—	1	—	
3	—	1	—	PCR3 is a write-only register. These bits are always read as 1.
2	PCR32	0	W	
1	PCR31	0	W	Bits 5 to 3 are reserved. These bits cannot be modified.
0	PCR30	0	W	

9.2.3 Port Pull-Up Control Register 3 (PUCR3)

PUCR3 controls the pull-up MOS of the port 3 pins in bit units.

Bit	Bit Name	Initial Value	R/W	Description
7	PUCR37	0	R/W	When a PCR3 bit is cleared to 0, setting the corresponding PUCR3 bit to 1 turns on the pull-up MOS for the corresponding pin, while clearing the bit to 0 turns off the pull-up MOS.
6	PUCR36	0	R/W	
5	—	1	—	Bits 5 to 1 are reserved. These bits are always read as 1 and cannot be modified.
4	—	1	—	
3	—	1	—	
2	—	1	—	
1	—	1	—	
0	PUCR30	0	R/W	

9.2.4 Port Mode Register 3 (PMR3)

PMR3 controls the selection of functions for port 3 pins.

Bit	Bit Name	Initial Value	R/W	Description
7 to 1	—	All 1	—	Reserved These bits are always read as 1 and cannot be modified.
0	TMOW	0	R/W	P30/SCK32/TMOW Pin Function Switch Selects whether pin P30/SCK32/TMOW is used as P30/SCK32 or as TMOW. 0: P30/SCK32 I/O pin 1: TMOW output pin

9.2.5 Pin Functions

The relationship between the register settings and the port functions is shown below.

P37/SO4 pin

The pin function is switched as shown below according to the combination of the TE bit in SCR4 and PCR37 bit in PCR3.

TE* ¹	0* ¹		1* ¹
PCR37	0	1	x
Pin Function	P37 input pin	P37 output pin	SO4 output pin* ²

[Legend] x: Don't care.

Notes: 1. Supported only by the F-ZTAT™ version.

2. Only port function is available for the masked ROM version.

P36/SI4 pin

The pin function is switched as shown below according to the combination of the RE bit in SCR4 and PCR36 bit in PCR3.

RE* ¹	0* ¹		1* ¹
PCR36	0	1	x
Pin Function	P36 input pin	P36 output pin	SI4 input pin* ²

[Legend] x: Don't care.

Notes: 1. Supported only by the F-ZTAT™ version.

2. Only port function is available for the masked ROM version.

P32/TXD32/SCL pin

The pin function is switched as shown below according to the combination of the PCR32 bit in PCR3, ICE bit in ICRR1, TE32 bit in SCR32, and SPC32 bit in SPCR.

ICE	0			1
SPC32	0		1	0
TE32	0		1	0
PCR32	0	1	x	x
Pin Function	P32 input pin	P32 output pin	TXD32 output pin	SCL output pin

[Legend] x: Don't care.

P31/RXD32/SDA pin

The pin function is switched as shown below according to the combination of the PCR31 bit in PCR3, ICE bit in ICCR1, and RE32 bit in SCR32.

ICE	0			1
RE32	0		1	0
PCR31	0	1	x	x
Pin Function	P31 input pin	P31 output pin	RXD32 input pin	SDA I/O pin

[Legend] x: Don't care.

P30/SCK32/TMOW pin

The pin function is switched as shown below according to the combination of the TMOW bit in PMR3, PCR30 bit in PCR3, CKE321 and CKE320 bits in SCR32, and COM32 bit in SMR32.

TMOW	0				1
CKE321	0			1	x
CKE320	0		1	x	x
COM32	0		1	x	x
PCR30	0	1	x	x	x
Pin Function	P30 input pin	P30 output pin	SCK32 output pin	SCK32 input pin	TMOW output pin

[Legend] x: Don't care.

9.2.6 Input Pull-Up MOS

Port 3 has an on-chip input pull-up MOS function that can be controlled by software. When a PCR3 bit is cleared to 0, setting the corresponding PUCR3 bit to 1 turns on the input pull-up MOS for that pin. The input pull-up MOS function is in the off state after a reset.

(n = 7, 6, 0)

PCR3n	0		1
PUCR3n	0	1	x
Input Pull-Up MOS	Off	On	Off

[Legend] x: Don't care.

9.3 Port 4

Port 4 is an I/O port also functioning as an SCI3_1 data I/O pin and timer F I/O pin. Figure 9.3 shows its pin configuration.




Figure 9.3 Port 4 Pin Configuration

Port 4 has the following registers.

- Port data register 4 (PDR4)
- Port control register 4 (PCR4)
- Port mode register 4 (PMR4)

9.3.1 Port Data Register 4 (PDR4)

PDR4 is a register that stores data of port 4.

Bit	Bit Name	Initial Value	R/W	Description
7 to 3	—	All 1	—	Reserved These bits are always read as 1 and cannot be modified.
2	P42	0	R/W	If port 4 is read while PCR4 bits are set to 1, the values stored in PDR4 are read, regardless of the actual pin states. If port 4 is read while PCR4 bits are cleared to 0, the pin states are read.
1	P41	0	R/W	
0	P40	0	R/W	

9.3.2 Port Control Register 4 (PCR4)

PCR4 selects inputs/outputs in bit units for pins to be used as general I/O ports of port 4.

Bit	Bit Name	Initial Value	R/W	Description
7 to 3	—	All 1	—	Reserved These bits are always read as 1 and cannot be modified.
2	PCR42	0	W	Setting a PCR4 bit to 1 makes the corresponding pin an output pin, while clearing the bit to 0 makes the pin an input pin. The settings in PCR4 and in PDR4 are valid when the corresponding pin is designated as a general I/O pin. PCR4 is a write-only register. These bits are always read as 1.
1	PCR41	0	W	
0	PCR40	0	W	

9.3.3 Port Mode Register 4 (PMR4)

PMR4 controls the selection of functions for port 4 pins.

Bit	Bit Name	Initial Value	R/W	Description
7 to 3	—	All 1	—	Reserved These bits are always read as 1 and cannot be modified.
2	TMOFH	0	R/W	P42/TXD31/IrTXD/TMOFH Pin Function Switch Selects whether pin P42/TXD31/IrTXD/TMOFH is used as P42 or TXD31/IrTXD, or as TMOFH. 0: P42 I/O pin or TXD31/IrTXD output pin 1: TMOFH output pin
1	TMOFL	0	R/W	P41/RXD31/IrRXD/TMOFL Pin Function Switch Selects whether pin P41/RXD31/IrRXD/TMOFL is used as P41 or RXD31/IrRXD, or as TMOFL. 0: P41 I/O pin or RXD31/IrRXD input pin 1: TMOFL output pin
0	TMIF	0	R/W	P40/SCK31/TMIF Pin Function Switch Selects whether pin P40/SCK31/TMIF is used as P40/SCK31 or as TMIF. 0: P40/SCK31 I/O pin 1: TMIF output pin

9.3.4 Pin Functions

The relationship between the register settings and the port functions is shown below.

P42/TXD31/IrTXD/TMOFH pin

The pin function is switched as shown below according to the combination of the TMOFH bit in PMR4, PCR42 bit in PCR4, IrE bit in IrCR, TE bit in SCR3, and SPC31 bit in SPCR.

TMOFH	0				1
SPC31	0		1		0
TE	0		1		0
IrE	x		0	1	x
PCR42	0	1	x	x	x
Pin Function	P42 input pin	P42 output pin	TXD31 output pin	IrTXD output pin	TMOFH output pin

[Legend] x: Don't care.

P41/RXD31/IrRXD/TMOFL pin

The pin function is switched as shown below according to the combination of the TMOFL bit in PMR4, PCR41 bit in PCR4, IrE bit in IrCR, and RE bit in SCR3.

TMOFL	0				1
RE	0		1		x
IrE	x		0	1	x
PCR41	0	1	x	x	x
Pin Function	P41 input pin	P41 output pin	RXD31 input pin	IrRXD input pin	TMOFL output pin

[Legend] x: Don't care.

P40/SCK31/TMIF pin

The pin function is switched as shown below according to the combination of the TMIF bit in PMR4, PCR40 bit in PCR4, CKE1 and CKE0 bits in SCR3, and COM bit in SMR3.

TMIF	0				1
CKE1	0			1	0
CKE0	0		1	0	x
COM	0		1	x	x
PCR40	0	1	x	x	x
Pin Function	P40 input pin	P40 output pin	SCK31 output pin	SCK31 input pin	TMIF input pin

[Legend] x: Don't care.

9.4 Port 5

Port 5 is an I/O port also functioning as a wakeup interrupt input pin and LCD segment output pin. Figure 9.4 shows its pin configuration.




Figure 9.4 Port 5 Pin Configuration

Port 5 has the following registers.

- Port data register 5 (PDR5)
- Port control register 5 (PCR5)
- Port pull-up control register 5 (PUCR5)
- Port mode register 5 (PMR5)

9.4.1 Port Data Register 5 (PDR5)

PDR5 is a register that stores data of port 5.

Bit	Bit Name	Initial Value	R/W	Description
7	P57	0	R/W	If port 5 is read while PCR5 bits are set to 1, the values stored in PDR5 are read, regardless of the actual pin states. If port 5 is read while PCR5 bits are cleared to 0, the pin states are read.
6	P56	0	R/W	
5	P55	0	R/W	
4	P54	0	R/W	
3	P53	0	R/W	
2	P52	0	R/W	
1	P51	0	R/W	
0	P50	0	R/W	

9.4.2 Port Control Register 5 (PCR5)

PCR5 selects inputs/outputs in bit units for pins to be used as general I/O ports of port 5.

Bit	Bit Name	Initial Value	R/W	Description
7	PCR57	0	W	Setting a PCR5 bit to 1 makes the corresponding pin an output pin, while clearing the bit to 0 makes the pin an input pin. The settings in PCR5 and in PDR5 are valid when the corresponding pin is designated as a general I/O pin.
6	PCR56	0	W	
5	PCR55	0	W	
4	PCR54	0	W	
3	PCR53	0	W	PCR5 is a write-only register. These bits are always read as 1.
2	PCR52	0	W	
1	PCR51	0	W	
0	PCR50	0	W	

9.4.3 Port Pull-Up Control Register 5 (PUCR5)

PUCR5 controls the pull-up MOS of the port 5 pins in bit units.

Bit	Bit Name	Initial Value	R/W	Description
7	PUCR57	0	R/W	When a PCR5 bit is cleared to 0, setting the corresponding PUCR5 bit to 1 turns on the pull-up MOS for the corresponding pin, while clearing the bit to 0 turns off the pull-up MOS.
6	PUCR56	0	R/W	
5	PUCR55	0	R/W	
4	PUCR54	0	R/W	
3	PUCR53	0	R/W	
2	PUCR52	0	R/W	
1	PUCR51	0	R/W	
0	PUCR50	0	R/W	

9.4.4 Port Mode Register 5 (PMR5)

PMR5 controls the selection of functions for port 5 pins.

Bit	Bit Name	Initial Value	R/W	Description
7	WKP7	0	R/W	P5n/ $\overline{\text{WKPn}}$ /SEGn+1 Pin Function Switch
6	WKP6	0	R/W	When pin P5n/ $\overline{\text{WKPn}}$ /SEGn+1 is not used as SEGn+1, these bits select whether the pin is used as P5n or $\overline{\text{WKPn}}$. 0: P5n I/O pin 1: $\overline{\text{WKPn}}$ input pin (n = 7 to 0)
5	WKP5	0	R/W	
4	WKP4	0	R/W	
3	WKP3	0	R/W	
2	WKP2	0	R/W	
1	WKP1	0	R/W	
0	WKP0	0	R/W	

Note: For use as SEGn+1, see section 20.3.1, LCD Port Control Register (LPCR).

9.4.5 Pin Functions

The relationship between the register settings and the port functions is shown below.

P57/ $\overline{\text{WKP7}}$ /SEG8 to P54/ $\overline{\text{WKP4}}$ /SEG5 pins

The pin function is switched as shown below according to the combination of the WKPn bit in PMR5, PCR5n bit in PCR5, and SGS3 to SGS0 bits in LPCR.

(n = 7 to 4)

SGS3 to SGS0	Other than B'0010, B'0011, B'0100, B'0101, B'0110, B'0111, B'1000, B'1001		B'0010, B'0011, B'0100, B'0101, B'0110, B'0111, B'1000, B'1001	
WKPn	0		1	x
PCR5n	0	1	x	x
Pin Function	P5n input pin	P5n output pin	$\overline{\text{WKPn}}$ input pin	SEGn+1 output pin

[Legend] x: Don't care.

P53/WKP3/SEG4 to P50/WKP0/SEG1 pins

The pin function is switched as shown below according to the combination of the WKPm bit in PMR5, PCR5m bit in PCR5, and SGS3 to SGS0 bits in LPCR.

(m = 3 to 0)

SGS3 to SGS0	Other than B'0001, B'0010, B'0011, B'0100, B'0101, B'0110, B'0111, B'1000		B'0001, B'0010, B'0011, B'0100, B'0101, B'0110, B'0111, B'1000
WKPm	0		1
PCR5m	0	1	x
Pin Function	P5m input pin	P5m output pin	SEGm+1 output pin

[Legend] x: Don't care.

9.4.6 Input Pull-Up MOS

Port 5 has an on-chip input pull-up MOS function that can be controlled by software. When the PCR5 bit is cleared to 0, setting the corresponding PUCR5 bit to 1 turns on the input pull-up MOS for that pin. The input pull-up MOS function is in the off state after a reset.

(n = 7 to 0)

PCR5n	0		1
PUCR5n	0	1	x
Input Pull-Up MOS	Off	On	Off

[Legend] x: Don't care.

9.5 Port 6

Port 6 is an I/O port also functioning as an LCD segment output pin. Figure 9.5 shows its pin configuration.




Figure 9.5 Port 6 Pin Configuration

Port 6 has the following registers.

- Port data register 6 (PDR6)
- Port control register 6 (PCR6)
- Port pull-up control register 6 (PUCR6)

9.5.1 Port Data Register 6 (PDR6)

PDR6 is a register that stores data of port 6.

Bit	Bit Name	Initial Value	R/W	Description
7	P67	0	R/W	If port 6 is read while PCR6 bits are set to 1, the values stored in PDR6 are read, regardless of the actual pin states. If port 6 is read while PCR6 bits are cleared to 0, the pin states are read.
6	P66	0	R/W	
5	P65	0	R/W	
4	P64	0	R/W	
3	P63	0	R/W	
2	P62	0	R/W	
1	P61	0	R/W	
0	P60	0	R/W	

9.5.2 Port Control Register 6 (PCR6)

PCR6 selects inputs/outputs in bit units for pins to be used as general I/O ports of port 6.

Bit	Bit Name	Initial Value	R/W	Description
7	PCR67	0	W	Setting a PCR6 bit to 1 makes the corresponding pin an output pin, while clearing the bit to 0 makes the pin an input pin. The settings in PCR6 and in PDR6 are valid when the corresponding pin is designated as a general I/O pin.
6	PCR66	0	W	
5	PCR65	0	W	
4	PCR64	0	W	
3	PCR63	0	W	PCR6 is a write-only register. These bits are always read as 1.
2	PCR62	0	W	
1	PCR61	0	W	
0	PCR60	0	W	

9.5.3 Port Pull-Up Control Register 6 (PUCR6)

PUCR6 controls the pull-up MOS of the port 6 pins in bit units.

Bit	Bit Name	Initial Value	R/W	Description
7	PUCR67	0	R/W	When a PCR6 bit is cleared to 0, setting the corresponding PUCR6 bit to 1 turns on the pull-up MOS for the corresponding pin, while clearing the bit to 0 turns off the pull-up MOS.
6	PUCR66	0	R/W	
5	PUCR65	0	R/W	
4	PUCR64	0	R/W	
3	PUCR63	0	R/W	
2	PUCR62	0	R/W	
1	PUCR61	0	R/W	
0	PUCR60	0	R/W	

9.5.4 Pin Functions

The relationship between the register settings and the port functions is shown below.

P67/SEG16 to P64/SEG13 pins

The pin function is switched as shown below according to the combination of the PCR6n bit in PCR6 and SGS3 to SGS0 bits in LPCR.

(n = 7 to 4)

SGS3 to SGS0	Other than B'0100, B'0101, B'0110, B'0111, B'1000, B'1001, B'1010, B'1011		B'0100, B'0101, B'0110, B'0111, B'1000, B'1001, B'1010, B'1011
PCR6n	0	1	x
Pin Function	P6n input pin	P6n output pin	SEGN+9 output pin

[Legend] x: Don't care.

P63/SEG12 to P60/SEG9 pins

The pin function is switched as shown below according to the combination of the PCR6m bit in PCR6 and SGS3 to SGS0 bits in LPCR.

(m = 3 to 0)

SGS3 to SGS0	Other than B'0011, B'0100, B'0101, B'0110, B'0111, B'1000, B'1001, B'1010		B'0011, B'0100, B'0101, B'0110, B'0111, B'1000, B'1001, B'1010
PCR6m	0	1	x
Pin Function	P6m input pin	P6m output pin	SEGm+9 output pin

[Legend] x: Don't care.

9.5.5 Input Pull-Up MOS

Port 6 has an on-chip input pull-up MOS function that can be controlled by software. When the PCR6 bit is cleared to 0, setting the corresponding PUCR6 bit to 1 turns on the input pull-up MOS for that pin. The input pull-up MOS function is in the off state after a reset.

(n = 7 to 0)

PCR6n	0		1
PUCR6n	0	1	x
Input Pull-Up MOS	Off	On	Off

[Legend] x: Don't care.

9.6 Port 7

Port 7 is an I/O port also functioning as an LCD segment output pin. Figure 9.6 shows its pin configuration.




Figure 9.6 Port 7 Pin Configuration

Port 7 has the following registers.

- Port data register 7 (PDR7)
- Port control register 7 (PCR7)

9.6.1 Port Data Register 7 (PDR7)

PDR7 is a register that stores data of port 7.

Bit	Bit Name	Initial Value	R/W	Description
7	P77	0	R/W	If port 7 is read while PCR7 bits are set to 1, the values stored in PDR7 are read, regardless of the actual pin states. If port 7 is read while PCR7 bits are cleared to 0, the pin states are read.
6	P76	0	R/W	
5	P75	0	R/W	
4	P74	0	R/W	
3	P73	0	R/W	
2	P72	0	R/W	
1	P71	0	R/W	
0	P70	0	R/W	

9.6.2 Port Control Register 7 (PCR7)

PCR7 selects inputs/outputs in bit units for pins to be used as general I/O ports of port 7.

Bit	Bit Name	Initial Value	R/W	Description
7	PCR77	0	W	Setting a PCR7 bit to 1 makes the corresponding pin an output pin, while clearing the bit to 0 makes the pin an input pin. The settings in PCR7 and in PDR7 are valid when the corresponding pin is designated as a general I/O pin.
6	PCR76	0	W	
5	PCR75	0	W	
4	PCR74	0	W	
3	PCR73	0	W	PCR7 is a write-only register. These bits are always read as 1.
2	PCR72	0	W	
1	PCR71	0	W	
0	PCR70	0	W	

9.6.3 Pin Functions

The relationship between the register settings and the port functions is shown below.

P77/SEG24 to P74/SEG21 pins

The pin function is switched as shown below according to the combination of the PCR7_n bit in PCR7 and SGS3 to SGS0 bits in LPCR.

(n = 7 to 4)

SGS3 to SGS0	Other than B'0110, B'0111, B'1000, B'1001, B'1010, B'1011, B'1100, B'1101		B'0110, B'0111, B'1000, B'1001, B'1010, B'1011, B'1100, B'1101
PCR7 _n	0	1	x
Pin Function	P7 _n input pin	P7 _n output pin	SEG _{n+17} output pin

[Legend] x: Don't care.

P73/SEG20 to P70/SEG17 pins

The pin function is switched as shown below according to the combination of the PCR7_m bit in PCR7 and SGS3 to SGS0 bits in LPCR.

(m = 3 to 0)

SGS3 to SGS0	Other than B'0101, B'0110, B'0111, B'1000, B'1001, B'1010, B'1011, B'1100		B'0101, B'0110, B'0111, B'1000, B'1001, B'1010, B'1011, B'1100
PCR7 _m	0	1	x
Pin Function	P7 _m input pin	P7 _m output pin	SEG _{m+17} output pin

[Legend] x: Don't care.

9.7 Port 8

Port 8 is an I/O port also functioning as an LCD segment output pin. Figure 9.7 shows its pin configuration.




Figure 9.7 Port 8 Pin Configuration

Port 8 has the following registers.

- Port data register 8 (PDR8)
- Port control register 8 (PCR8)

9.7.1 Port Data Register 8 (PDR8)

PDR8 is a register that stores data of port 8.

Bit	Bit Name	Initial Value	R/W	Description
7	P87	0	R/W	If port 8 is read while PCR8 bits are set to 1, the values stored in PDR8 are read, regardless of the actual pin states. If port 8 is read while PCR8 bits are cleared to 0, the pin states are read.
6	P86	0	R/W	
5	P85	0	R/W	
4	P84	0	R/W	
3	P83	0	R/W	
2	P82	0	R/W	
1	P81	0	R/W	
0	P80	0	R/W	

9.7.2 Port Control Register 8 (PCR8)

PCR8 selects inputs/outputs in bit units for pins to be used as general I/O ports of port 8.

Bit	Bit Name	Initial Value	R/W	Description
7	PCR87	0	W	Setting a PCR8 bit to 1 makes the corresponding pin (P87 to P80) an output pin, while clearing the bit to 0 makes the pin an input pin. The settings in PCR8 and in PDR8 are valid when the corresponding pin is designated as a general I/O pin. PCR8 is a write-only register. These bits are always read as 1.
6	PCR86	0	W	
5	PCR85	0	W	
4	PCR84	0	W	
3	PCR83	0	W	
2	PCR82	0	W	
1	PCR81	0	W	
0	PCR80	0	W	

9.7.3 Pin Functions

The relationship between the register settings and the port functions is shown below.

P87/SEG32 to P84/SEG29 pins

The pin function is switched as shown below according to the combination of the PCR8_n bit in PCR8 and SGS3 to SGS0 bits in LPCR.

(n = 7 to 4)

SGS3 to SGS0	Other than B'1000, B'1001, B'1010, B'1011, B'1100, B'1101, B'1110, B'1111		B'1000, B'1001, B'1010, B'1011, B'1100, B'1101, B'1110, B'1111
PCR8 _n	0	1	x
Pin Function	P8 _n input pin	P8 _n output pin	SEG _n +25 output pin

[Legend] x: Don't care.

P83/SEG28 to P80/SEG25 pins

The pin function is switched as shown below according to the combination of the PCR8_m bit in PCR8 and SGS3 to SGS0 bits in LPCR.

(m = 3 to 0)

SGS3 to SGS0	Other than B'0111, B'1000, B'1001, B'1010, B'1011, B'1100, B'1101, B'1110		B'0111, B'1000, B'1001, B'1010, B'1011, B'1100, B'1101, B'1110
PCR8 _m	0	1	x
Pin Function	P8 _m input pin	P8 _m output pin	SEG _m +25 output pin

[Legend] x: Don't care.

9.8 Port 9

Port 9 is an I/O port also functioning as an external interrupt input pin and PWM output pin. Figure 9.8 shows its pin configuration.




Figure 9.8 Port 9 Pin Configuration

Port 9 has the following registers.

- Port data register 9 (PDR9)
- Port control register 9 (PCR9)
- Port mode register 9 (PMR9)

9.8.1 Port Data Register 9 (PDR9)

PDR9 is a register that stores data of port 9.

Bit	Bit Name	Initial Value	R/W	Description
7 to 4	—	All 1	—	Reserved These bits are always read as 1 and cannot be modified.
3	P93	1	R/W	If port 9 is read while PCR9 bits are set to 1, the values stored in PDR9 are read, regardless of the actual pin states. If port 9 is read while PCR9 bits are cleared to 0, the pin states are read.
2	P92	1	R/W	
1	P91	1	R/W	
0	P90	1	R/W	

9.8.2 Port Control Register 9 (PCR9)

PCR9 selects inputs/outputs in bit units for pins to be used as general I/O ports of port 9.

Bit	Bit Name	Initial Value	R/W	Description
7 to 4	—	All 1	—	Reserved These bits are always read as 1 and cannot be modified.
3	PCR93	0	W	Setting a PCR9 bit to 1 makes the corresponding pin an output pin, while clearing the bit to 0 makes the pin an input pin. The settings in PCR9 and in PDR9 are valid when the corresponding pin is designated as a general I/O pin. PCR9 is a write-only register. These bits are always read as 1.
2	PCR92	0	W	
1	PCR91	0	W	
0	PCR90	0	W	

9.8.3 Port Mode Register 9 (PMR9)

PMR9 controls the selection of functions for port 9 pins.

Bit	Bit Name	Initial Value	R/W	Description
7 to 4	—	All 1	—	Reserved These bits are always read as 1 and cannot be modified.
3	—	0	R/W	Reserved Although this bit is readable/writable, 1 should not be written to this bit.
2	IRQ4	0	R/W	P92/ $\overline{\text{IRQ4}}$ Pin Function Switch Selects whether pin P92/ $\overline{\text{IRQ4}}$ is used as P92 or as $\overline{\text{IRQ4}}$. 0: P92 I/O pin 1: $\overline{\text{IRQ4}}$ input pin
1	PWM2	0	R/W	P9n/PWMn+1 Pin Function Switch
0	PWM1	0	R/W	Select whether pin P9n/PWMn+1 is used as P9n or as PWMn+1. (n = 1, 0) 0: P9n I/O pin 1: PWMn+1 output pin

9.8.4 Pin Functions

The relationship between the register settings and the port functions is shown below.

P93 pin

The pin function is switched as shown below according to the PCR93 bit in PCR9.

PCR93	0	1
Pin Function	P93 input pin	P93 output pin

P92/ $\overline{\text{IRQ4}}$ pin

The pin function is switched as shown below according to the combination of the IRQ4 bit in PMR9 and PCR92 bit in PCR9.

IRQ4	0		1
PCR92	0	1	x
Pin Function	P92 input pin	P92 output pin	$\overline{\text{IRQ4}}$ input pin

[Legend] x: Don't care.

P91/PWM2, P90/PWM1 pins

The pin function is switched as shown below according to the combination of the PWM_{n+1} bit in PMR9 and PCR9_n bit in PCR9.

(n = 1, 0)

PWM _{n+1}	0		1
PCR9 _n	0	1	x
Pin Function	P9 _n input pin	P9 _n output pin	PWM _{n+1} output pin

[Legend] x: Don't care.

9.9 Port A

Port A is an I/O port also functioning as an LCD common output pin. Figure 9.9 shows its pin configuration.




Figure 9.9 Port A Pin Configuration

Port A has the following registers.

- Port data register A (PDRA)
- Port control register A (PCRA)

9.9.1 Port Data Register A (PDRA)

PDRA is a register that stores data of port A.

Bit	Bit Name	Initial Value	R/W	Description
7 to 4	—	All 1	—	Reserved These bits are always read as 1 and cannot be modified.
3	PA3	0	R/W	If port A is read while PCRA bits are set to 1, the values stored in PDRA are read, regardless of the actual pin states. If port A is read while PCRA bits are cleared to 0, the pin states are read.
2	PA2	0	R/W	
1	PA1	0	R/W	
0	PA0	0	R/W	

9.9.2 Port Control Register A (PCRA)

PCRA selects inputs/outputs in bit units for pins to be used as general I/O ports of port A.

Bit	Bit Name	Initial Value	R/W	Description
7 to 4	—	All 1	—	Reserved These bits are always read as 1 and cannot be modified.
3	PCRA3	0	W	Setting a PCRA bit to 1 makes the corresponding pin an output pin, while clearing the bit to 0 makes the pin an input pin. The settings in PCRA and in PDRA are valid when the corresponding pin is designated as a general I/O pin. PCRA is a write-only register. These bits are always read as 1.
2	PCRA2	0	W	
1	PCRA1	0	W	
0	PCRA0	0	W	

9.9.3 Pin Functions

The relationship between the register settings and the port functions is shown below.

PA3/COM4 pin

The pin function is switched as shown below according to the combination of the PCRA3 bit in PCRA and SGS3 to SGS0 bits.

SGS3 to SGS0	B'0000		Other than B'0000
PCRA3	0	1	x
Pin Function	PA3 input pin	PA3 output pin	COM4 output pin

[Legend] x: Don't care.

PA2/COM3 pin

The pin function is switched as shown below according to the combination of the PCRA2 bit in PCRA and SGS3 to SGS0 bits.

SGS3 to SGS0	B'0000		Other than B'0000
PCRA2	0	1	x
Pin Function	PA2 input pin	PA2 output pin	COM3 output pin

[Legend] x: Don't care.

PA1/COM2 pin

The pin function is switched as shown below according to the combination of the PCRA1 bit in PCRA and SGS3 to SGS0 bits.

SGS3 to SGS0	B'0000		Other than B'0000
PCRA1	0	1	x
Pin Function	PA1 input pin	PA1 output pin	COM2 output pin

[Legend] x: Don't care.

PA0/COM1 pin

The pin function is switched as shown below according to the combination of the PCRA0 bit in PCRA and SGS3 to SGS0 bits.

SGS3 to SGS0	B'0000		Other than B'0000
PCRA0	0	1	x
Pin Function	PA0 input pin	PA0 output pin	COM1 output pin

[Legend] x: Don't care.

9.10 Port B

Port B is an I/O port also functioning as an interrupt input pin, analog input pin, output pin for internal reference voltage of the $\Delta\Sigma$ A/D converter and external reference voltage of the $\Delta\Sigma$ A/D converter. Figure 9.10 shows its pin configuration.




Figure 9.10 Port B Pin Configuration

Port B has the following registers.

- Port data register B (PDRB)
- Port mode register B (PMRB)

9.10.1 Port Data Register B (PDRB)

PDRB is a register that stores data of port B.

Bit	Bit Name	Initial Value	R/W	Description
7	PB7	Undefined	R	Reading PDRB always gives the pin states. However, if a port B pin is selected as an analog input channel by the CH3 to CH0 bits in AMR of the A/D converter or the AIN1 and AIN0 bits in ADSSR of the $\Delta\Sigma$ A/D converter, that pin is read as 0 regardless of the input voltage. If bit 5 is selected as an external reference voltage (Vref) by the VREF1 and VREF0 bits in ADCR of the $\Delta\Sigma$ A/D converter, the pin is read as 0 regardless of the input voltage.
6	PB6	Undefined	R	
5	PB5	Undefined	R	
4	—	Undefined	—	
3	—	Undefined	—	
2	PB2	Undefined	R	
1	PB1	Undefined	R	
0	PB0	Undefined	R	

9.10.2 Port Mode Register B (PMRB)

PMRB controls the selection of the port B pin functions.

Bit	Bit Name	Initial Value	R/W	Description
7 to 5	—	All 1	—	Reserved These bits are always read as 1 and cannot be modified.
4	ADTSTCHG	0	R/W	TEST/ADTRG Pin Function Switch Selects whether pin TEST/ADTRG is used as TEST or as ADTRG. 0: TEST pin 1: ADTRG input pin For details on the setting of the ADTRG input pin, refer to section 18.4.2, External Trigger Input Timing.
3	—	1	—	Reserved This bit is always read as 1 and cannot be modified.
2	IRQ3	0	R/W	PB2/AN2/ $\overline{\text{IRQ3}}$ Pin Function Switch Selects whether pin PB2/AN2/ $\overline{\text{IRQ3}}$ is used as PB2/AN2 or as $\overline{\text{IRQ3}}$. 0: PB2/AN2 input pin 1: $\overline{\text{IRQ3}}$ input pin
1	IRQ1	0	R/W	PB1/AN1/ $\overline{\text{IRQ1}}$ Pin Function Switch Selects whether pin PB1/AN1/ $\overline{\text{IRQ1}}$ is used as PB1/AN1 or as $\overline{\text{IRQ1}}$. 0: PB1/AN1 input pin 1: $\overline{\text{IRQ1}}$ input pin
0	IRQ0	0	R/W	PB0/AN0/ $\overline{\text{IRQ0}}$ Pin Function Switch Selects whether pin PB0/AN0/ $\overline{\text{IRQ0}}$ is used as PB0/AN0 or as $\overline{\text{IRQ0}}$. 0: PB0/AN0 input pin 1: $\overline{\text{IRQ0}}$ input pin

9.10.3 Pin Functions

The relationship between the register settings and the port functions is shown below.

PB7/Ain1 pin

The pin function is switched as shown below according to the AIN1 and AIN2 bits in ADSSR.

AIN1 and AIN2	Other than B'01	B'01
Pin Function	PB7 input pin	Ain1 input pin

PB6/Ain2 pin

The pin function is switched as shown below according to the AIN1 and AIN2 bits in ADSSR.

AIN1 and AIN2	Other than B'10	B'10
Pin Function	PB6 input pin	Ain2 input pin

PB5/Vref/REF pin

The pin function is switched as shown below according to the VREF1 and VREF2 bits in ADCR.

VREF1 and VREF2	Other than B'00	B'01	B'10, B'11
Pin Function	PB5 input pin	Vref input pin	REF output pin

Note: When these bits are set to B'10 or B'11, the PB5/Vref/REF pin functions as a REF output pin. Thus the power should not be input to the pin. If the power is input, it is short-circuited internally with the REF output and will cause a failure.

PB2/AN2/ $\overline{\text{IRQ3}}$ pin

The pin function is switched as shown below according to the combination of the CH3 to CH0 bits in AMR and IRQ3 bit in PMRB.

IRQ3	0		1
CH3 to CH0	Other than B'0110	B'0110	Other than B'0110
Pin Function	PB2 input pin	AN2 input pin	$\overline{\text{IRQ3}}$ input pin

PB1/AN1/ $\overline{\text{IRQ1}}$ pin

The pin function is switched as shown below according to the combination of the CH3 to CH0 bits in AMR and IRQ1 bit in PMRB.

IRQ1	0		1
CH3 to CH0	Other than B'0101	B'0101	Other than B'0101
Pin Function	PB1 input pin	AN1 input pin	$\overline{\text{IRQ1}}$ input pin

PB0/AN0/ $\overline{\text{IRQ0}}$ pin

The pin function is switched as shown below according to the combination of the CH3 to CH0 bits in AMR and IRQ0 bit in PMRB.

IRQ0	0		1
CH3 to CH0	Other than B'0100	B'0100	Other than B'0100
Pin Function	PB0 input pin	AN0 input pin	$\overline{\text{IRQ0}}$ input pin

9.11 Input/Output Data Inversion

9.11.1 Serial Port Control Register (SPCR)

SPCR switches input/output data inversion of the RXD (IrRXD) and TXD (IrTXD) pins.

Figure 9.11 shows a input/output data inversion function.




Figure 9.11 Input/Output Data Inversion Function

Bit	Bit Name	Initial Value	R/W	Description
7, 6	—	All 1	—	Reserved These bits are always read as 1 and cannot be modified.
5	SPC32	0	R/W	P32/TXD32/SCL Pin Function Switch Selects whether pin P32/TXD32/SCL is used as P32/SCL or as TXD32. 0: P32/SCL I/O pin 1: TXD32 output pin* Note: * Set the TE32 bit in SCR32 after setting this bit to 1.
4	SPC31	0	R/W	P42/TXD31/IrTXD/TMOFH Pin Function Switch Selects whether pin P42/TXD31/IrTXD/TMOFH is used as P42/TMOFH or as TXD31/IrTXD. 0: P42 I/O pin or TMOFH output pin 1: TXD31/IrTXD output pin* Note: * Set the TE bit in SCR3 after setting this bit to 1.
3	SCINV3	0	R/W	TXD32 Pin Output Data Inversion Switch Specifies whether output data of the TXD32 pin is to be inverted or not. 0: TXD32 output data is not inverted 1: TXD32 output data is inverted

Bit	Bit Name	Initial Value	R/W	Description
2	SCINV2	0	R/W	RXD32 Pin Input Data Inversion Switch Specifies whether input data of the RXD32 pin is to be inverted or not. 0: RXD32 input data is not inverted 1: RXD32 input data is inverted
1	SCINV1	0	R/W	TXD31/IrTXD Pin Output Data Inversion Switch Specifies whether output data of the TXD31/IrTXD pin is to be inverted or not. 0: TXD31/IrTXD output data is not inverted 1: TXD31/IrTXD output data is inverted
0	SCINV0	0	R/W	RXD31/IrRXD Pin Input Data Inversion Switch Specifies whether input data of the RXD31/IrRXD pin is to be inverted or not. 0: RXD31/IrRXD input data is not inverted 1: RXD31/IrRXD input data is inverted

Note: When the serial port control register is modified, the data being input or output up to that point is inverted immediately after the modification, and an invalid data change is input or output. When modifying the serial port control register, modification must be made in a state in which data changes are invalidated.

9.12 Usage Notes

9.12.1 How to Handle Unused Pin

If an I/O pin not used by the user system is floating, pull it up or down.

- If an unused pin is an input pin, it is recommended to handle it in one of the following ways:
 - Pull it up to Vcc with an on-chip pull-up MOS.
 - Pull it up to Vcc with an external resistor of approximately 100 kΩ.
 - Pull it down to Vss with an external resistor of approximately 100 kΩ.
 - For a pin also used by the A/D converter, pull it up to AVcc. With an external resistor of approximately 100 kΩ.
- If an unused pin is an output pin, it is recommended to handle it in one of the following ways:
 - Set the output of the unused pin to high and pull it up to Vcc with an on-chip pull-up MOS.
 - Set the output of the unused pin to high and pull it up to Vcc with an external resistor of approximately 100 kΩ.
 - Set the output of the unused pin to low and pull it down to GND with an external resistor of approximately 100 kΩ.

Section 10 Realtime Clock (RTC)

The realtime clock (RTC) is a timer used to count time ranging from a second to a week. Interrupts can be generated ranging from 0.25 seconds to a week. Figure 10.1 shows the block diagram of the RTC.

10.1 Features

- Counts seconds, minutes, hours, and day-of-week
- Start/stop function
- Reset function
- Readable/writable counter of seconds, minutes, hours, and day-of-week with BCD codes
- Periodic (0.25 seconds, 0.5 seconds, one second, minute, hour, day, and week) interrupts
- 8-bit free running counter
- Selection of clock source
- Use of module standby mode enables this module to be placed in standby mode independently when not used. (For details, refer to section 6.4, Module Standby Function.)




Figure 10.1 Block Diagram of RTC

10.2 Input/Output Pin

Table 10.1 shows the RTC input/output pin.

Table 10.1 Pin Configuration

Name	Abbreviation	I/O	Function
Clock output	TMOW	Output	RTC divided clock output

10.3 Register Descriptions

The RTC has the following registers.

- Second data register/free running counter data register (RSECDR)
- Minute data register (RMINDR)
- Hour data register (RHRDR)
- Day-of-week data register (RWKDR)
- RTC control register 1 (RTCCR1)
- RTC control register 2 (RTCCR2)
- Clock source select register (RTCCSR)
- RTC Interrupt flag register (RTCFLG)

10.3.1 Second Data Register/Free Running Counter Data Register (RSECDR)

RSECDR counts the BCD-coded second value. The setting range is decimal 00 to 59. It is an 8-bit read register used as a counter, when it operates as a free running counter. For more information on reading seconds, minutes, hours, and day-of-week, see section 10.4.3, Data Reading Procedure.

Bit	Bit Name	Initial Value	R/W	Description
7	BSY	—	R	RTC Busy This bit is set to 1 when the RTC is updating (operating) the values of second, minute, hour, and day-of-week data registers. When this bit is 0, the values of second, minute, hour, and day-of-week data registers must be adopted.
6	SC12	—	R/W	Counting Ten's Position of Seconds
5	SC11	—	R/W	Counts on 0 to 5 for 60-second counting.
4	SC10	—	R/W	
3	SC03	—	R/W	Counting One's Position of Seconds
2	SC02	—	R/W	Counts on 0 to 9 once per second. When a carry is generated, 1 is added to the ten's position.
1	SC01	—	R/W	
0	SC00	—	R/W	

10.3.2 Minute Data Register (RMINDR)

RMINDR counts the BCD-coded minute value on the carry generated once per minute by the RSECDR counting. The setting range is decimal 00 to 59.

Bit	Bit Name	Initial Value	R/W	Description
7	BSY	—	R	RTC Busy This bit is set to 1 when the RTC is updating (operating) the values of second, minute, hour, and day-of-week data registers. When this bit is 0, the values of second, minute, hour, and day-of-week data registers must be adopted.
6	MN12	—	R/W	Counting Ten's Position of Minutes
5	MN11	—	R/W	Counts on 0 to 5 for 60-minute counting.
4	MN10	—	R/W	
3	MN03	—	R/W	Counting One's Position of Minutes
2	MN02	—	R/W	Counts on 0 to 9 once per minute. When a carry is generated, 1 is added to the ten's position.
1	MN01	—	R/W	
0	MN00	—	R/W	

10.3.3 Hour Data Register (RHRDR)

RHRDR counts the BCD-coded hour value on the carry generated once per hour by RMINDR. The setting range is either decimal 00 to 11 or 00 to 23 by the selection of the 12/24 bit in RTCCR1.

Bit	Bit Name	Initial Value	R/W	Description
7	BSY	—	R	RTC Busy This bit is set to 1 when the RTC is updating (operating) the values of second, minute, hour, and day-of-week data registers. When this bit is 0, the values of second, minute, hour, and day-of-week data registers must be adopted.
6	—	0	—	Reserved This bit is always read as 0.
5	HR11	—	R/W	Counting Ten's Position of Hours
4	HR10	—	R/W	Counts on 0 to 2 for ten's position of hours.
3	HR03	—	R/W	Counting One's Position of Hours
2	HR02	—	R/W	Counts on 0 to 9 once per hour. When a carry is generated, 1 is added to the ten's position.
1	HR01	—	R/W	
0	HR00	—	R/W	

10.3.4 Day-of-Week Data Register (RWKDR)

RWKDR counts the BCD-coded day-of-week value on the carry generated once per day by RHRDR. The setting range is decimal 0 to 6 using bits WK2 to WK0.

Bit	Bit Name	Initial Value	R/W	Description
7	BSY	—	R	RTC Busy This bit is set to 1 when the RTC is updating (operating) the values of second, minute, hour, and day-of-week data registers. When this bit is 0, the values of second, minute, hour, and day-of-week data registers must be adopted.
6 to 3	—	All 0	—	Reserved These bits are always read as 0.
2	WK2	—	R/W	Day-of-Week Counting
1	WK1	—	R/W	Day-of-week is indicated with a binary code
0	WK0	—	R/W	000: Sunday 001: Monday 010: Tuesday 011: Wednesday 100: Thursday 101: Friday 110: Saturday 111: Setting prohibited

10.3.5 RTC Control Register 1 (RTCCR1)

RTCCR1 controls start/stop and reset of the clock timer. For the definition of time expression, see figure 10.2.

Bit	Bit Name	Initial Value	R/W	Description
7	RUN	—	R/W	RTC Operation Start 0: Stops RTC operation 1: Starts RTC operation
6	12/24	—	R/W	Operating Mode 0: RTC operates in 12-hour mode. RHRDR counts on 0 to 11. 1: RTC operates in 24-hour mode. RHRDR counts on 0 to 23.
5	PM	—	R/W	A.m./P.m. 0: Indicates a.m. when RTC is in the 12-hour mode. 1: Indicates p.m. when RTC is in the 12-hour mode.
4	RST	0	R/W	Reset 0: Normal operation 1: Resets registers and control circuits except RTCCSR and this bit. Clear this bit to 0 after having been set to 1.
3 to 0	—	All 0	—	Reserved These bits are always read as 0.




Figure 10.2 Definition of Time Expression

10.3.6 RTC Control Register 2 (RTCCR2)

RTCCR2 controls RTC periodic interrupts of week, day, hour, minute, one second, 0.5 seconds, and 0.25 seconds. Enabling interrupts of week, day, hour, minute, one second, 0.5 seconds, and 0.25 seconds sets the corresponding flag to 1 in the RTC interrupt flag register (RTCFLG) when an interrupt occurs. It also controls an overflow interrupt of a free running counter when RTC operates as a free running counter.

Bit	Bit Name	Initial Value	R/W	Description
7	FOIE	—	R/W	Free Running Counter Overflow Interrupt Enable 0: Disables an overflow interrupt 1: Enables an overflow interrupt
6	WKIE	—	R/W	Week Periodic Interrupt Enable 0: Disables a week periodic interrupt 1: Enables a week periodic interrupt
5	DYIE	—	R/W	Day Periodic Interrupt Enable 0: Disables a day periodic interrupt 1: Enables a day periodic interrupt
4	HRIE	—	R/W	Hour Periodic Interrupt Enable 0: Disables an hour periodic interrupt 1: Enables an hour periodic interrupt
3	MNIE	—	R/W	Minute Periodic Interrupt Enable 0: Disables a minute periodic interrupt 1: Enables a minute periodic interrupt
2	1SEIE	—	R/W	One-Second Periodic Interrupt Enable 0: Disables a one-second periodic interrupt 1: Enables a one-second periodic interrupt
1	05SEIE	—	R/W	0.5-Second Periodic Interrupt Enable 0: Disables a 0.5-second periodic interrupt 1: Enables a 0.5-second periodic interrupt
0	025SEIE	—	R/W	0.25-Second Periodic Interrupt Enable 0: Disables a 0.25-second periodic interrupt 1: Enables a 0.25-second periodic interrupt

10.3.7 Clock Source Select Register (RTCCSR)

RTCCSR selects clock source. A free running counter controls start/stop of counter operation by the RUN bit in RTCCR1. When a clock other than 32.768 kHz is selected, the RTC is disabled and operates as an 8-bit free running counter. When the RTC operates as an 8-bit free running counter, RSECDR enables counter values to be read. An interrupt can be generated by setting 1 to the FOIE bit in RTCCR2 and enabling an overflow interrupt of the free running counter. A clock in which the system clock is divided by 32, 16, 8, or 4 is output in active or sleep mode.

Bit	Bit Name	Initial Value	R/W	Description
7	—	0	—	Reserved This bit is always read as 0.
6	RCS6	0	R/W	Clock Output Selection
5	RCS5	0	R/W	Select a clock output from the TMOW pin when setting the TMOW bit in PMR3 to 1.
4	SUB32K	0	R/W	000: $\phi/4$ 010: $\phi/8$ 100: $\phi/16$ 110: $\phi/32$ xx1: ϕw
3	RCS3	1	R/W	Clock Source Selection
2	RCS2	0	R/W	0000: $\phi/8$ Free running counter operation
1	RCS1	0	R/W	0001: $\phi/32$ Free running counter operation
0	RCS0	0	R/W	0010: $\phi/128$ Free running counter operation 0011: $\phi/256$ Free running counter operation 0100: $\phi/512$ Free running counter operation 0101: $\phi/2048$ Free running counter operation 0110: $\phi/4096$ Free running counter operation 0111: $\phi/8192$ Free running counter operation 1xxx: 32.768 kHz.....RTC operation

[Legend] x: Don't care.

10.3.8 RTC Interrupt Flag Register (RTCFLG)

RTCFLG sets the corresponding flag when an interrupt occurs. Each flag is not cleared automatically even if the interrupt is accepted. To clear the flag, 0 should be written to the flag.

Bit	Bit Name	Initial Value	R/W	Description
7	FOIFG	0	R/W*	[Setting condition] When a free running counter overflows [Clearing condition] 0 is written to FOIFG when FOIFG = 1
6	WKIFG	0	R/W*	[Setting condition] When a week periodic interrupt occurs [Clearing condition] 0 is written to WKIFG when WKIFG = 1
5	DYIFG	0	R/W*	[Setting condition] When a day periodic interrupt occurs [Clearing condition] 0 is written to DYIFG when DYIFG = 1
4	HRIFG	0	R/W*	[Setting condition] When an hour periodic interrupt occurs [Clearing condition] 0 is written to HRIFG when HRIFG = 1
3	MNIFG	0	R/W*	[Setting condition] When a minute periodic interrupt occurs [Clearing condition] 0 is written to MNIFG when MNIFG = 1
2	SEIFG	0	R/W*	[Setting condition] When a one-second periodic interrupt occurs [Clearing condition] 0 is written to SEIFG when SEIFG = 1
1	05SEIFG	0	R/W*	[Setting condition] When a 0.5-second periodic interrupt occurs [Clearing condition] 0 is written to 05SEIFG when 05SEIFG = 1
0	025SEIFG	0	R/W*	[Setting condition] When a 0.25-second periodic interrupt occurs [Clearing condition] 0 is written to 025SEIFG when 025SEIFG = 1

Note: * Only 0 can be written to clear the flag.

10.4 Operation

10.4.1 Initial Settings of Registers after Power-On

The RTC registers that store second, minute, hour, and day-of week data are not reset by a $\overline{\text{RES}}$ input. Therefore, all registers must be set to their initial values after power-on.

10.4.2 Initial Setting Procedure

Figure 10.3 shows the procedure for the initial setting of the RTC. To set the RTC again, also follow this procedure.

When the second, minute, hour, or day-of-week data is set, check the BSY bit. When the BSY bit is cleared to 0, clear the RUN bit in RTCCR1 to 0 to stop the RTC operation.




Figure 10.3 Initial Setting Procedure

10.4.3 Data Reading Procedure

When the seconds, minutes, hours, or day-of-week datum is updated while time data is being read, the data obtained may not be correct, and so the time data must be read again. Figure 10.4 shows an example in which correct data is not obtained. In this example, since only RSECDR is read after data update, about 1-minute inconsistency occurs.

To avoid reading in this timing, the following processing must be performed.

1. Check the setting of the BSY bit, and when the BSY bit changes from 1 to 0, read from the second, minute, hour, and day-of-week registers. When about 62.5 ms is passed after the BSY bit is set to 1, the registers are updated, and the BSY bit is cleared to 0.
2. Making use of interrupts, read from the second, minute, hour, and day-of week registers after the corresponding flag of RTCFLG is set to 1 and the BSY bit is confirmed to be 0.
3. Read from the second, minute, hour, and day-of week registers twice in a row, and if there is no change in the read data, the read data is used.




Figure 10.4 Example: Reading of Inaccurate Time Data

10.5 Interrupt Sources

There are eight kinds of RTC interrupts: a free-running counter overflow, week interrupt, day interrupt, hour interrupt, minute interrupt, one-second interrupt, 0.5-second interrupt, and 0.25-second interrupt.

When using an interrupt, initiate the RTC last after other registers are set.

When an interrupt request of the RTC occurs, the corresponding flag in RTCFLG is set to 1. When clearing the flag, write 0.

Table 10.2 shows a interrupt sources.

Table 10.2 Interrupt Sources

Interrupt Name	Interrupt Source	Interrupt Enable Bit
Overflow interrupt	Occurs when the free running counter is overflown.	FOIE
Week periodic interrupt	Occurs every week when the day-of-week date register value becomes 0.	WKIE
Day periodic interrupt	Occurs every day when the day-of-week date register is counted.	DYIE
Hour periodic interrupt	Occurs every hour when the hour date register is counted.	HRIE
Minute periodic interrupt	Occurs every minute when the minute date register is counted.	MNIE
One-second periodic interrupt	Occurs every second when the one-second date register is counted.	1SEIE
0.5-second periodic interrupt	Occurs every 0.5 seconds.	05SEIE
0.25-second periodic interrupt	Occurs every 0.25 seconds.	025SEIE

10.6 Usage Note

10.6.1 Note on Clock Count

The subclock must be connected to the 32.768-kHz resonator. When the 38.4-kHz resonator etc. is connected, the correct time count is not possible.

Section 11 Timer F

The timer F is a 16-bit timer having an output compare function. The timer F also provides for external event counting, and counter resetting, interrupt request generation, toggle output, etc., using compare match signals. Thus, it can be applied to various systems. The timer F can also be used as two independent 8-bit timers (timer FH and timer FL). Figure 11.1 shows a block diagram of the timer F.

11.1 Features

- Choice of five counter input clocks
Internal clocks ($\phi/32$, $\phi/16$, $\phi/4$, and $\phi_w/4$) or external clocks can be selected.
- Toggle output function
Toggle output is performed to the TMOFH or TMOFL pin using a compare match signal.
The initial value of toggle output can be set.
- Counter resetting by a compare match signal
- Two interrupt sources: One compare match, one overflow
- Choice of 16-bit or 8-bit mode by settings of bits CKSH2 to CKSH0 in TCRF
- Can operate in watch mode, subactive mode, and subsleep mode
When $\phi_w/4$ is selected as an internal clock, the timer F can operate in watch mode, subactive mode, and subsleep mode.
- Use of module standby mode enables this module to be placed in standby mode independently when not used. (For details, refer to section 6.4, Module Standby Function.)




Figure 11.1 Block Diagram of Timer F

11.2 Input/Output Pins

Table 11.1 shows the input/output pins of the timer F.

Table 11.1 Pin Configuration

Name	Abbreviation	I/O	Function
Timer F event input	TMIF	Input	Event input pin to TCFL
Timer FH output	TMOFH	Output	Timer FH toggle output pin
Timer FL output	TMOFL	Output	Timer FL toggle output pin

11.3 Register Descriptions

The timer F has the following registers.

- Timer counters FH and FL (TCFH, TCFL)
- Output compare registers FH and FL (OCR FH, OCR FL)
- Timer control register F (TCRF)
- Timer control/status register F (TCSR F)

11.3.1 Timer Counters FH and FL (TCFH, TCFL)

TCF is a 16-bit read/write up-counter configured by cascaded connection of 8-bit timer counters TCFH and TCFL. In addition to the use of TCF as a 16-bit counter with TCFH as the upper 8 bits and TCFL as the lower 8 bits, TCFH and TCFL can also be used as independent 8-bit counters.

TCFH and TCFL are initialized to H'00 upon a reset.

(1) 16-Bit Mode (TCF)

When CKSH2 is cleared to 0 in TCRF, TCF operates as a 16-bit counter. The TCF input clock is selected by bits CKSL2 to CKSL0 in TCRF.

TCF can be cleared in the event of a compare match by means of CCLR H in TCSR F.

When TCF overflows from H'FFFF to H'0000, OV FH is set to 1 in TCSR F. If OV IEH in TCSR F is 1 at this time, IRR TFH is set to 1 in IRR2, and if IENT FH in IENR2 is 1, an interrupt request is sent to the CPU.

(2) 8-Bit Mode (TCFH/TCFL)

When CKSH2 is set to 1 in TCRF, TCFH and TCFL operate as two independent 8-bit counters. The TCFH (TCFL) input clock is selected by bits CKSH2 to CKSH0 (CKSL2 to CKSL0) in TCRF.

TCFH (TCFL) can be cleared in the event of a compare match by means of CCLR_H (CCLR_L) in TCSR_F.

When TCFH (TCFL) overflows from H'FF to H'00, OV_{FH} (OV_{FL}) is set to 1 in TCSR_F. If OVIE_H (OVIE_L) in TCSR_F is 1 at this time, IRR_{TFH} (IRR_{TFL}) is set to 1 in IRR2, and if IENT_{TFH} (IENT_{TFL}) in IENR2 is 1, an interrupt request is sent to the CPU.

11.3.2 Output Compare Registers FH and FL (OCR_{FH}, OCR_{FL})

OCR_F is a 16-bit read/write register composed of the two registers OCR_{FH} and OCR_{FL}. In addition to the use of OCR_F as a 16-bit register with OCR_{FH} as the upper 8 bits and OCR_{FL} as the lower 8 bits, OCR_{FH} and OCR_{FL} can also be used as independent 8-bit registers.

(1) 16-Bit Mode (OCR_F)

When CKSH2 is cleared to 0 in TCRF, OCR_F operates as a 16-bit register. OCR_F contents are constantly compared with TCF, and when both values match, CM_{FH} is set to 1 in TCSR_F. At the same time, IRR_{TFH} is set to 1 in IRR2. If IENT_{TFH} in IENR2 is 1 at this time, an interrupt request is sent to the CPU.

Toggle output can be provided from the TMO_{FH} pin by means of compare matches, and the output level can be set by means of the TOL_H bit in TCRF.

(2) 8-Bit Mode (OCR_{FH}/OCR_{FL})

When CKSH2 is set to 1 in TCRF, OCR_{FH} and OCR_{FL} operate as two independent 8-bit registers. OCR_{FH} contents are compared with TCF_H, and OCR_{FL} contents are with TCF_L. When the OCR_{FH} (OCR_{FL}) and TCF_H (TCF_L) values match, CM_{FH} (CM_{FL}) is set to 1 in TCSR_F. At the same time, IRR_{TFH} (IRR_{TFL}) is set to 1 in IRR2. If IENT_{TFH} (IENT_{TFL}) in IENR2 is 1 at this time, an interrupt request is sent to the CPU.

Toggle output can be provided from the TMO_{FH} pin (TMO_{FL} pin) by means of compare matches, and the output level can be set by means of the TOL_H (TOL_L) bit in TCRF.

11.3.3 Timer Control Register F (TCR)

TCRF switches between 16-bit mode and 8-bit mode, selects the input clock from among four internal clock sources, and selects the output level of the TMOFH and TMOFL pins.

Bit	Bit Name	Initial Value	R/W	Description
7	TOLH	0	W	Toggle Output Level H Sets the TMOFH pin output level. 0: Low level 1: High level
6	CKSH2	0	W	Clock Select H
5	CKSH1	0	W	Select the clock input to TCFH from among four internal clock sources or TCFL overflow.
4	CKSH0	0	W	000: 16-bit mode, counting on TCFL overflow signal 001: 16-bit mode, counting on TCFL overflow signal 010: 16-bit mode, counting on TCFL overflow signal 011: Using prohibited 100: 8-bit mode, counting on $\phi/32$ 101: 8-bit mode, counting on $\phi/16$ 110: 8-bit mode, counting on $\phi/4$ 111: 8-bit mode, counting on $\phi_w/4$
3	TOLL	0	W	Toggle Output Level L Sets the TMOFL pin output level. 0: Low level 1: High level
2	CKSL2	0	W	Clock Select L
1	CKSL1	0	W	Select the clock input to TCFL from among four internal clock sources or external event input.
0	CKSL0	0	W	000: Counting on a rising or falling edge of an external event (TMIF pin)* 001: Counting on a rising or falling edge of an external event (TMIF pin)* 010: Counting on a rising or falling edge of an external event (TMIF pin)* 011: Using prohibited 100: Internal clock: counting on $\phi/32$ 101: Internal clock: counting on $\phi/16$ 110: Internal clock: counting on $\phi/4$ 111: Internal clock: counting on $\phi_w/4$

Note: * The TMIFEG bit in IEGR selects which edge of an external event is used for counting.

11.3.4 Timer Control/Status Register F (TCSR F)

TCSR F performs counter clear selection, overflow flag setting, and compare match flag setting, and controls enabling of overflow interrupt requests.

Bit	Bit Name	Initial Value	R/W	Description
7	OVFH	0	R/W*	Timer Overflow Flag H [Setting condition] When TCFH overflows from H'FF to H'00 [Clearing condition] When this bit is written to 0 after reading OVFH = 1
6	CMFH	0	R/W*	Compare Match Flag H This is a status flag indicating that TCFH has matched OCRFH. [Setting condition] When the TCFH value matches the OCRFH value [Clearing condition] When this bit is written to 0 after reading CMFH = 1
5	OVIEH	0	R/W	Timer Overflow Interrupt Enable H Selects enabling or disabling of interrupt generation when TCFH overflows. 0: TCFH overflow interrupt request is disabled 1: TCFH overflow interrupt request is enabled
4	CCLR H	0	R/W	Counter Clear H In 16-bit mode, this bit selects whether TCF is cleared when TCF and OCRF match. In 8-bit mode, this bit selects whether TCFH is cleared when TCFH and OCRFH match. In 16-bit mode: 0: TCF clearing by compare match is disabled 1: TCF clearing by compare match is enabled In 8-bit mode: 0: TCFH clearing by compare match is disabled 1: TCFH clearing by compare match is enabled

Bit	Bit Name	Initial Value	R/W	Description
3	OVFL	0	R/W*	Timer Overflow Flag L This is a status flag indicating that TCFL has overflowed. [Setting condition] When TCFL overflows from H'FF to H'00 [Clearing condition] When this bit is written to 0 after reading OVFL = 1
2	CMFL	0	R/W*	Compare Match Flag L This is a status flag indicating that TCFL has matched OCRFL. [Setting condition] When the TCFL value matches the OCRFL value [Clearing condition] When this bit is written to 0 after reading CMFL = 1
1	OVIEL	0	R/W	Timer Overflow Interrupt Enable L Selects enabling or disabling of interrupt generation when TCFL overflows. 0: TCFL overflow interrupt request is disabled 1: TCFL overflow interrupt request is enabled
0	CCLRL	0	R/W	Counter Clear L Selects whether TCFL is cleared when TCFL and OCRFL match. 0: TCFL clearing by compare match is disabled 1: TCFL clearing by compare match is enabled

Note: * Only 0 can be written to clear the flag.

11.4 Operation

The timer F is a 16-bit counter that increments on each input clock pulse. The timer F value is constantly compared with the value set in the output compare register F, and the counter can be cleared, an interrupt requested, or port output toggled, when the two values match. The timer F can also be used as two independent 8-bit timers.

11.4.1 Timer F Operation

The timer F has two operating modes, 16-bit timer mode and 8-bit timer mode. The operation in each of these modes is described below.

(1) Operation in 16-Bit Timer Mode

When the CKSH2 bit is cleared to 0 in TCRF, the timer F operates as a 16-bit timer.

Following a reset, TCF is initialized to H'0000, OCRF to H'FFFF, and TCRF and TCSRFB to H'00. The counter is incremented by an input signal from an external event (TMIF pin). The TMIFEG bit in IEGR selects which edge of an external event is used for counting.

The timer F operating clock can be selected from internal clocks or external events according to settings of bits CKSL2 to CKSL0 in TCRF.

OCRF contents are constantly compared with TCF, and when both values match, CMFH is set to 1 in TCSRFB. If IENTFH in IENR2 is 1 at this time, an interrupt request is sent to the CPU, and at the same time, TMOFH pin output is toggled. If CCLRHB in TCSRFB is 1, TCF is cleared. The output level of the TMOFH pin can be set by the TOLH bit in TCRF.

When TCF overflows from H'FFFF to H'0000, OVFB is set to 1 in TCSRFB. If OVIEHB in TCSRFB and IENTFH in IENR2 are both 1, an interrupt request is sent to the CPU.

(2) Operation in 8-Bit Timer Mode

When CKSH2 is set to 1 in TCRF, TCF operates as two independent 8-bit timers, TCFH and TCFL. The TCFH/TCFL input clock is selected by CKSH2 to CKSH0/CKSL2 to CKSL0 in TCRF.

When the OCRFH/OCRFL and TCFH/TCFL values match, CMFH/CMFL is set to 1 in TCSRFB. If IENTFH/IENTFL in IENR2 is 1, an interrupt request is sent to the CPU, and at the same time, TMOFH pin/TMOFL pin output is toggled. If CCLRHB/CCLRLB in TCSRFB is 1, TCFH/TCFL is cleared. The output level of the TMOFH pin/TMOFL pin can be set by TOLH/TOLL in TCRF.

When TCFH/TCFL overflows from H'FF to H'00, OVFB/OVFL is set to 1 in TCSRFB. If OVIEHB/OVIELB in TCSRFB and IENTFH/IENTFL in IENR2 are both 1, an interrupt request is sent to the CPU.

11.4.2 TCF Increment Timing

(1) Internal Clock Operation

TCF is incremented by internal clock or external event input. Bits CKSH2 to CKSH0 or CKSL2 to CKSL0 in TCRF select one of internal clock sources ($\phi/32$, $\phi/16$, $\phi/4$, or $\phi_w/4$) created by dividing the system clock (ϕ or ϕ_w).

(2) External Event Operation

When the CKSL2 bit in TCRF is cleared to 0, external event input is selected. The counter is incremented at both rising and falling edges of external events. The TMIFEG bit in IEGR selects which edge of an external event is used for counting. The external event pulse width requires clock time longer than 2 system clocks (ϕ), or 2 subclocks (ϕ_{SUB}), depending on the operating mode. Note that an external event does not operate correctly with the lower pulse width.

11.4.3 TMOFH/TMOFL Output Timing

In TMOFH/TMOFL output, the value set in TOLH/TOLL in TCRF is output. The output is toggled by the occurrence of a compare match.

Figure 11.2 shows the output timing.




Figure 11.2 TMOFH/TMOFL Output Timing

11.4.4 TCF Clear Timing

TCF can be cleared by a compare match with OCRF.

11.4.5 Timer Overflow Flag (OVF) Set Timing

OVF is set to 1 when TCF overflows from H'FFFF to H'0000.

11.4.6 Compare Match Flag Set Timing

The compare match flag (CMFH or CMFL) is set to 1 when the TCF and OCRF values match. The compare match signal is generated in the last state during which the values match (when TCF is updated from the matching value to a new value). When TCF matches OCRF, the compare match signal is not generated until the next counter clock.

11.5 Timer F Operating States

The timer F operating states are shown in table 11.2.

Table 11.2 Timer F Operating States

Operating Mode	Reset	Active	Sleep	Watch	Sub-active	Sub-sleep	Standby	Module Standby
TCF	Reset	Functions*	Functions*	Functions/ Halted*	Functions/ Halted*	Functions/ Halted*	Halted	Halted
OCRF	Reset	Functions	Retained	Retained	Functions	Retained	Retained	Retained
TCRF	Reset	Functions	Retained	Retained	Functions	Retained	Retained	Retained
TCSRf	Reset	Functions	Retained	Retained	Functions	Retained	Retained	Retained

Note: * When $\phi_w/4$ is selected as the TCF internal clock in active mode or sleep mode, since the system clock and internal clock are mutually asynchronous, synchronization is maintained by a synchronization circuit. This results in a maximum count cycle error of $1/\phi$ (s). When the counter is operated in subactive mode, watch mode, or subsleep mode, $\phi_w/4$ must be selected as the internal clock. The counter will not operate if any other internal clock is selected.

11.6 Usage Notes

The following types of contention and operation can occur when the timer F is used.

11.6.1 16-Bit Timer Mode

In toggle output, TMOFH pin output is toggled when all 16 bits match and a compare match signal is generated. If a TCRF write by a MOV instruction and generation of the compare match signal occur simultaneously, TOLH data is output to the TMOFH pin as a result of the TCRF write. TMOFL pin output is unstable in 16-bit mode, and should not be used; the TMOFL pin should be used as a port pin.

If an OCRFL write and compare match signal generation occur simultaneously, the compare match signal is invalid. However, if the written data and the counter value match, a compare match signal will be generated at that point. As the compare match signal is output in synchronization with the TCFL clock, a compare match will not result in compare match signal generation if the clock is stopped.

Compare match flag CMFH is set when all 16 bits match and a compare match signal is generated. Compare match flag CMFL is set if the setting conditions for the lower 8 bits are satisfied.

When TCF overflows, OVFH is set. OVFL is set if the setting conditions are satisfied when the lower 8 bits overflow. If a TCFL write and overflow signal output occur simultaneously, the overflow signal is not output.

11.6.2 8-Bit Timer Mode

(1) TCFH, OCRFH

In toggle output, TMOFH pin output is toggled when a compare match occurs. If a TCRF write by a MOV instruction and generation of the compare match signal occur simultaneously, TOLH data is output to the TMOFH pin as a result of the TCRF write.

If an OCRFH write and compare match signal generation occur simultaneously, the compare match signal is invalid. However, if the written data and the counter value match, a compare match signal will be generated at that point. The compare match signal is output in synchronization with the TCFH clock.

If a TCFH write and overflow signal output occur simultaneously, the overflow signal is not output.

(2) TCFL, OCRFL

In toggle output, TMOFL pin output is toggled when a compare match occurs. If a TCRF write by a MOV instruction and generation of the compare match signal occur simultaneously, TOLL data is output to the TMOFL pin as a result of the TCRF write.

If an OCRFL write and compare match signal generation occur simultaneously, the compare match signal is invalid. However, if the written data and the counter value match, a compare match signal will be generated at that point. As the compare match signal is output in synchronization with the TCFL clock, a compare match will not result in compare match signal generation if the clock is stopped.

If a TCFL write and overflow signal output occur simultaneously, the overflow signal is not output.

11.6.3 Flag Clearing

When $\phi_w/4$ is selected as the internal clock, "Interrupt source generation signal" will be operated with ϕ_w and the signal will be outputted with ϕ_w width. And, "Overflow signal" and "Compare match signal" are controlled with 2 cycles of ϕ_w signals. Those signals are output with 2-cycle width of ϕ_w (figure 11.3)

In active (high-speed, medium-speed) mode, even if you cleared interrupt request flag during the term of validity of "Interrupt source generation signal", same interrupt request flag is set. (1 in figure 11.3) And, the timer overflow flag and compare match flag cannot be cleared during the term of validity of "Overflow signal" and "Compare match signal".

For interrupt request flag is set right after interrupt request is cleared, interrupt process to one time timer FH, timer FL interrupt might be repeated. (2 in figure 11.3) Therefore, to definitely clear interrupt request flag in active (high-speed, medium-speed) mode, clear should be processed after the time that calculated with below (1) formula. And, to definitely clear timer overflow flag and compare match flag, clear should be processed after read timer control status register F (TCSRf) after the time that calculated with below (1) formula.

For ST of (1) formula, please substitute the longest number of execution states in used instruction. (10 states of RTE instruction when MULXU, DIVXU instruction is not used, 14 states when MULXU, DIVXU instruction is used)

In subactive mode, there are not limitation for interrupt request flag, timer overflow flag, and compare match flag clear.

The term of validity of "Interrupt source generation signal"

= 1 cycle of ϕ_w + waiting time for completion of executing instruction
+ interrupt time synchronized with ϕ
= $1/\phi_w + ST \times (1/\phi) + (2/\phi)$ (second).....(1)

ST: Executing number of execution states

Method 1 is recommended to operate for time efficiency.

Method 1

1. Prohibit interrupt in interrupt handling routine (set IENFH, IENFL to 0).
2. After program process returned normal handling, clear interrupt request flags (IRRTFH, IRRNFL) after more than that calculated with (1) formula.
3. After reading the timer control status register F (TCSR F), clear the timer overflow flags (OVFH, OVFL) and compare match flags (CMFH, CMFL).
4. Enable interrupts (set IENFH, IENFL to 1).

Method 2

1. Set interrupt handling routine time to more than time that calculated with (1) formula.
2. Clear interrupt request flags (IRRTFH, IRRNFL) at the end of interrupt handling routine.
3. After read timer control status register F (TCSR F), clear timer overflow flags (OVFH, OVFL) and compare match flags (CMFH, CMFL).

All above attentions are also applied in 16-bit mode and 8-bit mode.




Figure 11.3 Clear Interrupt Request Flag when Interrupt Source Generation Signal is Valid

11.6.4 Timer Counter (TCF) Read/Write

When $\phi_w/4$ is selected as the internal clock in active (high-speed, medium-speed) mode, write on TCF is impossible. And when reading TCF, as the system clock and internal clock are mutually asynchronous, TCF synchronizes with synchronization circuit. This results in a maximum TCF read value error of ± 1 .

When reading or writing TCF in active (high-speed, medium-speed) mode is needed, please select the internal clock except for $\phi_w/4$ before read/write is performed.

In subactive mode, even if $\phi_w/4$ is selected as the internal clock, TCF can be read from or written to normally.

Section 12 16-Bit Timer Pulse Unit (TPU)

The H8/38086R Group have an on-chip 16-bit timer pulse unit (TPU) comprised of two 16-bit timer channels. The function list of the TPU is shown in table 12.1. A block diagram of the TPU is shown in figure 12.1.

12.1 Features

- Maximum 4-pulse input/output
- Selection of 7 or 8 counter input clocks for each channel
- The following operations can be set for each channel:
 - Waveform output at compare match
 - Input capture function
 - Counter clear operation
 - Multiple timer counters (TCNT) can be written to simultaneously
 - Simultaneous clearing by compare match and input capture is possible
 - Register synchronous input/output is possible by synchronous counter operation
 - PWM output with any duty level is possible
 - A maximum 3-phase PWM output is possible in combination with synchronous operation
- Operation with cascaded connection
- Fast access via internal 16-bit bus
- 6-type interrupt sources
- Register data can be transmitted automatically
- Use of module standby mode enables this module to be placed in standby mode independently when not used. (For details, refer to section 6.4, Module Standby Function.)

Table 12.1 TPU Functions

Item		Channel 1	Channel 2
Count clock		$\phi/1$ $\phi/4$ $\phi/16$ $\phi/64$ $\phi/256$ TCLKA TCLKB	$\phi/1$ $\phi/4$ $\phi/16$ $\phi/64$ $\phi/1024$ TCLKA TCLKB TCLKC
General registers (TGR)		TGRA_1 TGRB_1	TGRA_2 TGRB_2
I/O pins		TIOCA1 TIOCB1	TIOCA2 TIOCB2
Counter clear function		TGR compare match or input capture	TGR compare match or input capture
Compare match output	0 output	O	O
	1 output	O	O
	Toggle output	O	O
Input capture function		O	O
Synchronous operation		O	O
PWM mode		O	O
Interrupt sources		3 sources • Compare match or input capture 1A • Compare match or input capture 1B • Overflow	3 sources • Compare match or input capture 2A • Compare match or input capture 2B • Overflow




Figure 12.1 Block Diagram of TPU

12.2 Input/Output Pins

Table 12.2 Pin Configuration

Channel	Symbol	I/O	Function
Common	TCLKA	Input	External clock A input pin
	TCLKB	Input	External clock B input pin
	TCLKC	Input	External clock C input pin
1	TIOCA1	I/O	TGRA_1 input capture input/output compare output/PWM output pin
	TIOCB1	I/O	TGRB_1 input capture input/output compare output/PWM output pin
2	TIOCA2	I/O	TGRA_2 input capture input/output compare output/PWM output pin
	TIOCB2	I/O	TGRB_2 input capture input/output compare output/PWM output pin

12.3 Register Descriptions

The TPU has the following registers for each channel.

Channel 1:

- Timer control register_1 (TCR_1)
- Timer mode register_1 (TMDR_1)
- Timer I/O control register_1 (TIOR_1)
- Timer interrupt enable register_1 (TIER_1)
- Timer status register_1 (TSR_1)
- Timer counter_1 (TCNT_1)
- Timer general register A_1 (TGRA_1)
- Timer general register B_1 (TGRB_1)

Channel 2:

- Timer control register_2 (TCR_2)
- Timer mode register_2 (TMDR_2)
- Timer I/O control register_2 (TIOR_2)
- Timer interrupt enable register_2 (TIER_2)
- Timer status register_2 (TSR_2)
- Timer counter_2 (TCNT_2)
- Timer general register A_2 (TGRA_2)
- Timer general register B_2 (TGRB_2)

Common:

- Timer start register (TSTR)
- Timer synchro register (TSYR)

12.3.1 Timer Control Register (TCR)

TCR controls TCNT operation for each channel. The TPU has a total of two TCR registers, one for each channel. TCR should be set when TCNT operation is stopped.

Bit	Bit Name	Initial Value	R/W	Description
7	—	0	—	Reserved This bit is always read as 0 and cannot be modified.
6	CCLR1	0	R/W	Counter Clear 1 and 0
5	CCLR0	0	R/W	These bits select the TCNT counter clearing source. See table 12.3 for details.
4	CKEG1	0	R/W	Clock Edge 1 and 0
3	CKEG0	0	R/W	These bits select the input clock edge. When the internal clock is counted using both edges, the input clock period is halved (e.g. $\phi/4$ both edges = $\phi/2$ rising edge). Internal clock edge selection is valid when the input clock is $\phi/4$ or slower. If the input clock is $\phi/1$, this setting is ignored and count at a rising edge is selected. 00: Count at rising edge 01: Count at falling edge 1X: Count at both edges [Legend] X: Don't care
2	TPSC2	0	R/W	Timer Prescaler 2 to 0
1	TPSC1	0	R/W	These bits select the TCNT counter clock. The clock source can be selected independently for each channel. See tables 12.4 and 12.5 for details.
0	TPSC0	0	R/W	

Table 12.3 CCLR1 and CCLR0 (Channels 1 and 2)

Channel	Bit 6 CCLR1	Bit 5 CCLR0	Description
1, 2	0	0	TCNT clearing disabled
		1	TCNT cleared by TGRA compare match/input capture
	1	0	TCNT cleared by TGRB compare match/input capture
		1	TCNT cleared by counter clearing for another channel performing synchronous clearing/synchronous operation*

Note: * Synchronous operation is selected by setting the SYNC bit in TSYR to 1.

Table 12.4 TPSC2 to TPSC0 (Channel 1)

Channel	Bit 2 TPSC2	Bit 1 TPSC1	Bit 0 TPSC0	Description
1	0	0	0	Internal clock: counts on $\phi/1$
			1	Internal clock: counts on $\phi/4$
		1	0	Internal clock: counts on $\phi/16$
			1	Internal clock: counts on $\phi/64$
	1	0	0	External clock: counts on TCLKA pin input
			1	External clock: counts on TCLKB pin input
		1	0	Internal clock: counts on $\phi/256$
			1	Counts on TCNT_2 overflow

Table 12.5 TPSC2 to TPSC0 (Channel 2)

Channel	Bit 2 TPSC2	Bit 1 TPSC1	Bit 0 TPSC0	Description
2	0	0	0	Internal clock: counts on $\phi/1$
			1	Internal clock: counts on $\phi/4$
		1	0	Internal clock: counts on $\phi/16$
			1	Internal clock: counts on $\phi/64$
	1	0	0	External clock: counts on TCLKA pin input
			1	External clock: counts on TCLKB pin input
		1	0	External clock: counts on TCLKC pin input
			1	Internal clock: counts on $\phi/1024$

12.3.2 Timer Mode Register (TMDR)

TMDR sets the operating mode for each channel. The TPU has a total of two TMDR registers, one for each channel. TMDR should be set when TCNT operation is stopped.

Bit	Bit Name	Initial Value	R/W	Description
7, 6	—	All 1	—	Reserved These bits are always read as 1 and cannot be modified.
5, 4	—	All 0	—	Reserved These bits are always read as 0 and cannot be modified.
3, 2	—	All 0	—	Reserved The write value should always be 0.
1	MD1	0	R/W	Modes 1 and 0
0	MD0	0	R/W	These bits set the timer operating mode. See table 12.6 for details.

Table 12.6 MD3 to MD0

Bit 1 MD1	Bit 0 MD0	Description
0	0	Normal operation
	1	Reserved
1	0	PWM mode 1
	1	PWM mode 2

12.3.3 Timer I/O Control Register (TIOR)

TIOR controls TGR. The TPU has a total of two TIOR registers, one for each channel. Care is required as TIOR is affected by the TMDR setting.

The initial output specified by TIOR is valid when the counter is stopped (the CST bit in TSTR is cleared to 0). Note also that, in PWM mode 2, the output at the point at which the counter is cleared to 0 is specified.

- TIOR_1, TIOR_2

Bit	Bit Name	Initial Value	R/W	Description
7	IOB3	All 0	R/W	I/O Control B3 to B0
6	IOB2		R/W	Specify the function of TGRB.
5	IOB1		R/W	For details, refer to tables 12.7 and 12.8.
4	IOB0		R/W	
3	IOA3	All 0	R/W	I/O Control A3 to A0
2	IOA2		R/W	Specify the function of TGRA.
1	IOA1		R/W	For details, refer to tables 12.9 and 12.10.
0	IOA0		R/W	

Table 12.7 TIOR_1 (Channel 1)

Bit 7 IOB3	Bit 6 IOB2	Bit 5 IOB1	Bit 4 IOB0	Description	
				TGRB_1 Function	TIOCB1 Pin Function
0	0	0	0	Output compare register	Output disabled
			1		Initial output is 0
					0 output at compare match
		1	0		Initial output is 0
					1 output at compare match
			1		Initial output is 0
	1	0	0	Toggle output at compare match	Toggle output at compare match
			1		Output disabled
					Initial output is 1
					0 output at compare match
		1	0		Initial output is 1
					1 output at compare match
			1		Initial output is 1
					Toggle output at compare match
1	0	0	0	Input capture register	Capture input source is TIOCB1 pin
					Input capture at rising edge
			1		Capture input source is TIOCB1 pin
					Input capture at falling edge
		1	X		Capture input source is TIOCB1 pin
					Input capture at both edges
	1	X	X		Setting prohibited

[Legend]

X: Don't care

Table 12.8 TIOR_2 (Channel 2)

				Description	
Bit 7 IOB3	Bit 6 IOB2	Bit 5 IOB1	Bit 4 IOB0	TGRB_2 Function	TIOCB2 Pin Function
0	0	0	0	Output compare register	Output disabled
			1		Initial output is 0
					0 output at compare match
		1	0		Initial output is 0
					1 output at compare match
			1		Initial output is 0
					Toggle output at compare match
	1	0	0		Output disabled
			1		Initial output is 1
					0 output at compare match
		1	0		Initial output is 1
					1 output at compare match
			1		Initial output is 1
					Toggle output at compare match
1	X	0	0	Input capture register	Capture input source is TIOCB2 pin
			1		Input capture at rising edge
		1			Capture input source is TIOCB2 pin
			X		Input capture at falling edge
					Input capture at both edges

[Legend]

X: Don't care

Table 12.9 TIOR_1 (Channel 1)

Bit 3 IOA3	Bit 2 IOA2	Bit 1 IOA1	Bit 0 IOA0	Description	
				TGRA_1 Function	TIOCA1 Pin Function
0	0	0	0	Output compare register	Output disabled
			1		Initial output is 0
					0 output at compare match
		1	0		Initial output is 0
					1 output at compare match
			1		Initial output is 0
	1	0	0		Toggle output at compare match
			1		Output disabled
					Initial output is 1
					0 output at compare match
		1	0		Initial output is 1
					1 output at compare match
			1		Initial output is 1
1	0	0	0	Input capture register	Capture input source is TIOCA1 pin
			1		Input capture at rising edge
					Capture input source is TIOCA1 pin
					Input capture at falling edge
		1	X		Capture input source is TIOCA1 pin
					Input capture at both edges
					Setting prohibited
	1	X	X		

[Legend]

X: Don't care

Table 12.10 TIOR_2 (Channel 2)

Bit 3 IOA3	Bit 2 IOA2	Bit 1 IOA1	Bit 0 IOA0	Description	
				TGRA_2 Function	TIOCA2 Pin Function
0	0	0	0	Output compare register	Output disabled
			1		Initial output is 0
					0 output at compare match
		1	0		Initial output is 0
					1 output at compare match
			1		Initial output is 0
	1	0	0	Toggle output at compare match	Toggle output at compare match
			1		Output disabled
		1	0		Initial output is 1
			1		0 output at compare match
1	X	0	0	Input capture register	Capture input source is TIOCA2 pin
			1		Input capture at rising edge
		1	X		Capture input source is TIOCA2 pin
					Input capture at falling edge
					Input capture at both edges

[Legend]

X: Don't care

12.3.4 Timer Interrupt Enable Register (TIER)

TIER controls enabling or disabling of interrupt requests for each channel. The TPU has a total of two TIER registers, one for each channel.

Bit	Bit Name	Initial Value	R/W	Description
7	—	0	R/W	Reserved This bit is readable/writable.
6	—	1	—	Reserved This bit is always read as 1 and cannot be modified.
5	—	0	—	Reserved The write value should always be 0.
4	TCIEV	0	R/W	Overflow Interrupt Enable Enables or disables interrupt requests (TCIV) by the TCFV flag when the TCFV flag in TSR is set to 1. 0: Interrupt requests (TCIV) by TCFV disabled 1: Interrupt requests (TCIV) by TCFV enabled
3, 2	—	All 0	—	Reserved These bits are always read as 0 and cannot be modified.
1	TGIEB	0	R/W	TGR Interrupt Enable B Enables or disables interrupt requests (TGIB) by the TGFB bit when the TGFB bit in TSR is set to 1. 0: Interrupt requests (TGIB) by TGFB bit disabled 1: Interrupt requests (TGIB) by TGFB bit enabled
0	TGIEA	0	R/W	TGR Interrupt Enable A Enables or disables interrupt requests (TGIA) by the TGFA bit when the TGFA bit in TSR is set to 1. 0: Interrupt requests (TGIA) by TGFA bit disabled 1: Interrupt requests (TGIA) by TGFA bit enabled

12.3.5 Timer Status Register (TSR)

TSR indicates the status for each channel. The TPU has a total of two TSR registers, one for each channel.

Bit	Bit Name	Initial Value	R/W	Description
7, 6	—	All 1	—	Reserved These bits are always read as 1 and cannot be modified.
5	—	0	—	Reserved This bit is always read as 0 and cannot be modified.
4	TCFV	0	R/(W)*	Overflow Flag Status flag that indicates that TCNT overflow has occurred. [Setting condition] When the TCNT value overflows (changes from H'FFFF to H'0000) [Clearing condition] When 0 is written to TCFV after reading TCFV = 1
3, 2	—	All 0	—	Reserved These bits are always read as 0 and cannot be modified.
1	TGFB	0	R/(W)*	Input Capture/Output Compare Flag B Status flag that indicates the occurrence of TGRB input capture or compare match. [Setting conditions] • When TCNT = TGRB and TGRB is functioning as output compare register • When TCNT value is transferred to TGRB by input capture signal and TGRB is functioning as input capture register [Clearing condition] • When 0 is written to TGFB after reading TGFB = 1

Bit	Bit Name	Initial value	R/W	Description
0	TGFA	0	R/(W)*	Input Capture/Output Compare Flag A Status flag that indicates the occurrence of TGRA input capture or compare match. [Setting conditions] - When TCNT = TGRA and TGRA is functioning as output compare register - When TCNT value is transferred to TGRA by input capture signal and TGRA is functioning as input capture register [Clearing condition] - When 0 is written to TGFA after reading TGFA = 1

Note: * Only 0 can be written to clear the flag.

12.3.6 Timer Counter (TCNT)

TCNT is a 16-bit readable/writable counter. The TPU has a total of two TCNT counters, one for each channel.

TCNT is initialized to H'0000 by a reset or in hardware standby mode.

TCNT cannot be accessed in 8-bit units; it must always be accessed in 16-bit units.

12.3.7 Timer General Register (TGR)

TGR is a 16-bit readable/writable register, functioning as either output compare or input capture register. The TPU has a total of four TGR registers, two for each channel. TGR is initialized to H'FFFF by a reset. TGR cannot be accessed in 8-bit units; it must always be accessed in 16-bit units.

12.3.8 Timer Start Register (TSTR)

TSTR selects TCNT operation/stoppage for channels 1 and 2. TCNT starts counting for channel in which the corresponding bit is set to 1. When setting the operating mode in TMDR or setting the TCNT count clock in TCR, first stop the TCNT operation.

Bit	Bit Name	Initial Value	R/W	Description
7 to 3	—	All 0	—	Reserved The write value should always be 0.
2	CST2	0	R/W	Counter Start 2 and 1
1	CST1	0	R/W	These bits select operation or stoppage for TCNT. If 0 is written to the CST bit during operation with the TIOC pin designated for output, the counter stops but the output compare output level of the TIOC pin is retained. If TIOR is written to when the CST bit is cleared to 0, the pin output level will be changed to the set initial output value. 0: TCNT_n count operation is stopped 1: TCNT_n performs count operation (n = 2 or 1)
0	—	0	—	Reserved The write value should always be 0.

12.3.9 Timer Synchro Register (TSYR)

TSYR selects independent operation or synchronous operation of TCNT for each channel. Synchronous operation is performed for channel in which the corresponding bit in TSYR is set to 1.

Bit	Bit Name	Initial Value	R/W	Description
7 to 3	—	All 0	—	Reserved The write value should always be 0.
2	SYNC2	0	R/W	Timer Synchro 2 and 1
1	SYNC1	0	R/W	These bits select whether operation is independent of or synchronized with other channels. When synchronous operation is selected, the TCNT synchronous presetting of multiple channels, and synchronous clearing by counter clearing on another channel, are possible. To set synchronous operation, the SYNC bits must be set to 1. To set synchronous clearing, in addition to the SYNC bit, the TCNT clearing source must also be set by means of bits CCLR1 and CCLR0 in TCR. 0: TCNT_n operates independently (TCNT presetting/clearing is unrelated to other channels) 1: TCNT_n performs synchronous operation TCNT synchronous presetting/synchronous clearing is possible (n = 2 or 1)
0	—	0	—	Reserved The write value should always be 0.

12.4 Interface to CPU

12.4.1 16-Bit Registers

TCNT and TGR are 16-bit registers. As the data bus to the CPU is 16 bits wide, these registers cannot be read or written to in 8-bit units; 16-bit access must always be used.

An example of 16-bit register access operation is shown in figure 12.2.




Figure 12.2 16-Bit Register Access Operation [CPU ↔ TCNT (16 Bits)]

12.4.2 8-Bit Registers

Registers other than TCNT and TGR are 8-bit. As the data bus to the CPU is 16 bits wide, these registers can be read and written to in 16-bit units. They can also be read and written to in 8-bit units.

Examples of 8-bit register access operation are shown in figure 12.3, 12.4, and 12.5.




Figure 12.3 8-Bit Register Access Operation [CPU ↔ TCR (Upper 8 Bits)]




Figure 12.4 8-Bit Register Access Operation [CPU ↔ TMDR (Lower 8 Bits)]




Figure 12.5 8-Bit Register Access Operation [CPU ↔ TCR and TMDR (16 Bits)]

12.5 Operation

12.5.1 Basic Functions

Each channel has TCNT and TGR. TCNT performs up-counting, and is also capable of free-running operation, periodic counting, and external event counting.

TGR can be used as an input capture register or output compare register.

(1) Counter Operation

When one of bits CST1 and CST2 is set to 1 in TSTR, TCNT for the corresponding channel begins counting. TCNT can operate as a free-running counter, periodic counter, for example.

(a) Example of Count Operation Setting Procedure

Figure 12.6 shows an example of the count operation setting procedure.




Figure 12.6 Example of Counter Operation Setting Procedure

(b) Free-Running Count Operation and Periodic Count Operation

Immediately after a reset, the TPU's TCNT counters are all designated as free-running counters. When the relevant bit in TSTR is set to 1, the corresponding TCNT starts up-count operation as a free-running counter. When TCNT overflows (from H'FFFF to H'0000), the TCFV bit in TSR is set to 1. If the value of the corresponding TCIEV bit in TIER is 1 at this point, the TPU requests an interrupt. After overflow, TCNT starts counting up again from H'0000.

Figure 12.7 illustrates free-running counter operation.




Figure 12.7 Free-Running Counter Operation

When compare match is selected as the TCNT clearing source, TCNT for the relevant channel performs periodic count operation. TGR for setting the period is designated as an output compare register, and counter clearing by compare match is selected by means of bits CCLR0 and CCLR1 in TCR. After the settings have been made, TCNT starts up-count operation as a periodic counter when the corresponding bit in TSTR is set to 1. When the count value matches the value in TGR, the TGF bit in TSR is set to 1 and TCNT is cleared to H'0000.

If the value of the corresponding TGIE bit in TIER is 1 at this point, the TPU requests an interrupt. After a compare match, TCNT starts counting up again from H'0000.

Figure 12.8 illustrates periodic counter operation.




Figure 12.8 Periodic Counter Operation

(2) Waveform Output by Compare Match

The TPU can perform 0, 1, or toggle output from the corresponding output pin using compare match.

(a) Example of Setting Procedure for Waveform Output by Compare Match

Figure 12.9 shows an example of the setting procedure for waveform output by compare match.




Figure 12.9 Example of Setting Procedure for Waveform Output by Compare Match

(b) Examples of Waveform Output Operation

Figure 12.10 shows an example of 0 output/1 output.

In this example, TCNT has been designated as a free-running counter, and settings have been made such that 1 is output by compare match A, and 0 is output by compare match B. When the set level and the pin level match, the pin level does not change.




Figure 12.10 Example of 0 Output/1 Output Operation

Figure 12.11 shows an example of toggle output.

In this example, TCNT has been designated as a periodic counter (with counter clearing on compare match B), and settings have been made such that the output is toggled by both compare match A and compare match B.




Figure 12.11 Example of Toggle Output Operation

(3) Input Capture Function

The TCNT value can be transferred to TGR on detection of the TIOC pin input edge.

Rising edge, falling edge, or both edges can be selected as the detected edge.

(a) Example of Input Capture Operation Setting Procedure

Figure 12.12 shows an example of the setting procedure for input capture operation.




Figure 12.12 Example of Setting Procedure for Input Capture Operation

(b) Example of Input Capture Operation

Figure 12.13 shows an example of input capture operation.

In this example, both rising and falling edges have been selected as the input capture input edge of the TIOCA pin, the falling edge has been selected as the input capture input edge of the TIOCB pin, and counter clearing by TGRB input capture has been designated for TCNT.




Figure 12.13 Example of Input Capture Operation

12.5.2 Synchronous Operation

In synchronous operation, the values in multiple TCNT counters can be rewritten simultaneously (synchronous presetting). Also, multiple TCNT counters can be cleared simultaneously by making the appropriate setting in TCR (synchronous clearing).

Synchronous operation enables TGR to be incremented with respect to a single time base.

Synchronous operation can be set for each channel.

(1) Example of Synchronous Operation Setting Procedure

Figure 12.14 shows an example of the synchronous operation setting procedure.




Figure 12.14 Example of Synchronous Operation Setting Procedure

(2) Example of Synchronous Operation

Figure 12.15 shows an example of synchronous operation.

In this example, synchronous operation and PWM mode 1 have been designated for channels 1 and 2, TGRB_1 compare match has been set as the channel 1 counter clearing source, and synchronous clearing has been set for the channel 2 counter clearing source.

Two-phase PWM waveforms are output from pins TIOC1A and TIOC2A. At this time, synchronous presetting, and synchronous clearing by TGRB_1 compare match, are performed for channel 1 and 2 TCNT counters, and the data set in TGRB_1 is used as the PWM cycle.

For details on PWM modes, see section 12.5.4, PWM Modes.




Figure 12.15 Example of Synchronous Operation

12.5.3 **Operation with Cascaded Connection**

Operation as a 32-bit counter can be performed by cascading two 16-bit counter channels.

This function is enabled when the TPSC2 to TPSC0 bits in TCR are set to count on TCNT2 overflow for the channel 1 counter clock.

Table 12.11 shows the counter combination used in operation with the cascaded connection.

Table 12.11 Counter Combination in Operation with Cascaded Connection

Combination	Upper 16 bits	Lower 16 bits
Channel 1 and channel 2	TCNT1	TCNT2

(1) Setting Procedure for Operation with Cascaded Connection

Figure 12.16 shows the setting procedure for cascaded connection operation.




Figure 12.16 Setting Procedure for Operation with Cascaded Operation

(2) Example of Operation with Cascaded Connection

Figure 12.17 shows an example of operation with cascaded connection, where TCNT1 is set to count TCNT2 overflow, TCRA_1 and TCRA_2 are set to be input capture registers, and the TIOC pin rising edge is selected.

If rising edges are input simultaneously to the TIOCA1 and TIOCA2 pins, the upper 16 bits of 32-bit data are transferred to TGRA_1 and the lower 16 bits are transferred to TGRA_2.




Figure 12.17 Example of Operation with Cascaded Connection

12.5.4 PWM Modes

In PWM mode, PWM waveforms are output from the output pins. The output level can be selected as 0, 1, or toggle output in response to a compare match of each TGR.

Designating TGR compare match as the counter clearing source enables the period to be set in that register. All channels can be designated for PWM mode independently. Synchronous operation is also possible.

There are two PWM modes, as described below.

(1) PWM Mode 1

PWM output is generated from the TIOCA pin by pairing TGRA with TGRB. The level specified by bits IOA0 to IOA3 in TIOR is output from the TIOCA pin at compare match A, and the level specified by bits IOB0 to IOB3 in TIOR is output at compare match B. The initial output value is the value set in TGRA. If the set values of paired TGRs are identical, the output value does not change even if a compare match occurs.

In PWM mode 1, PWM output is enabled up to 2 phases.

(2) PWM Mode 2

PWM output is generated using one TGR as the cycle register and the others as duty registers. The output specified in TIOR is performed by means of compare matches. Upon counter clearing by a synchronization register compare match, the output value of each pin is the initial value set in TIOR. If the set values of the cycle and duty registers are identical, the output value does not change even if a compare match occurs.

In PWM mode 2, PWM output is enabled up to 3 phases.

The correspondence between PWM output pins and registers is shown in table 12.12.

Table 12.12 PWM Output Registers and Output Pins

Channel	Registers	Output Pins	
		PWM Mode 1	PWM Mode 2*
1	TGRA_1	TIOCA1	TIOCA1
	TGRB_1		TIOCB1
2	TGRA_2	TIOCA2	TIOCA2
	TGRB_2		TIOCB2

Note: * In PWM mode 2, PWM output is not possible for TGR in which the period is set.

(3) Example of PWM Mode Setting Procedure

Figure 12.18 shows an example of the PWM mode setting procedure.




Figure 12.18 Example of PWM Mode Setting Procedure

(4) Examples of PWM Mode Operation

Figure 12.19 shows an example of PWM mode 1 operation. In this example, TGRA compare match is set as the TCNT clearing source, 0 is set for the TGRA initial output value and output value, and 1 is set as the TGRB output value.

In this case, the value set in TGRA is used as the period, and the values set in TGRB are used as the duty levels.




Figure 12.19 Example of PWM Mode Operation (1)

Figure 12.20 shows an example of PWM mode 2 operation. In this example, synchronous operation is designated for channels 1 and 2, TGRB_1 compare match is set as the TCNT clearing source, and 0 is set for the initial output value and 1 for the output value of the other TGR registers (TGRA_1, TGRB_1, and TGRA_2), outputting a 3-phase PWM waveform.

In this case, the value set in TGRB_1 is used as the cycle, and the values set in the other TGRs are used as the duty levels.




Figure 12.20 Example of PWM Mode Operation (2)

Figure 12.21 shows examples of PWM waveform output with 0% duty and 100% duty in PWM mode.




Figure 12.21 Example of PWM Mode Operation (3)

12.6 Interrupt Sources

There are two kinds of TPU interrupt source; TGR input capture/compare match and TCNT overflow. Each interrupt source has its own status flag and enable/disable bit, allowing the generation of interrupt request signals to be enabled or disabled individually.

When an interrupt source is generated, the corresponding status flag in TSR is set to 1. If the corresponding enable/disable bit in TIER is set to 1 at this time, an interrupt is requested. The interrupt request is cleared by clearing the status flag to 0.

Channel priority can be changed by the interrupt controller, however the priority within a channel is fixed. For details, see section 4, Interrupt Controller.

Table 12.13 lists the TPU interrupt sources.

Table 12.13 TPU Interrupts

Channel	Name	Interrupt Source	Interrupt Flag	Priority
1	TGI1A	TGRA_1 input capture/compare match	TGFA_1	High ↑ Low
	TGI1B	TGRB_1 input capture/compare match	TGFB_1	
	TCI1V	TCNT_1 overflow	TCFV_1	
2	TGI2A	TGRA_2 input capture/compare match	TGFA_2	Low
	TGI2B	TGRB_2 input capture/compare match	TGFB_2	
	TCI2V	TCNT_2 overflow	TCFV_2	

(1) Input Capture/Compare Match Interrupt

An interrupt is requested if the TGIE bit in TIER is set to 1 when the TGF flag in TSR is set to 1 by the occurrence of a TGR input capture/compare match on a particular channel. The interrupt request is cleared by clearing the TGF flag to 0. The TPU has a total of four input capture/compare match interrupts, two for each channel.

(2) Overflow Interrupt

An interrupt is requested if the TCIEV bit in TIER is set to 1 when the TCFV flag in TSR is set to 1 by the occurrence of TCNT overflow on a channel. The interrupt request is cleared by clearing the TCFV flag to 0. The TPU has a total of two overflow interrupts, one for each channel.

12.7 Operation Timing

12.7.1 Input/Output Timing

(1) TCNT Count Timing

Figure 12.22 shows TCNT count timing in internal clock operation, and figure 12.23 shows TCNT count timing in external clock operation.




Figure 12.22 Count Timing in Internal Clock Operation




Figure 12.23 Count Timing in External Clock Operation

(2) Output Compare Output Timing

A compare match signal is generated in the last state in which TCNT and TGR match (the point at which the count value matched by TCNT is updated). When a compare match signal is generated, the output value set in TIOR is output at the output compare output pin (TIOC pin). After a match between TCNT and TGR, the compare match signal is not generated until the TCNT input clock is generated.

Figure 12.24 shows output compare output timing.




Figure 12.24 Output Compare Output Timing

(3) Input Capture Signal Timing

Figure 12.25 shows input capture signal timing.




Figure 12.25 Input Capture Input Signal Timing

(4) Timing for Counter Clearing by Compare Match/Input Capture

Figure 12.26 shows the timing when counter clearing on compare match is specified, and figure 12.27 shows the timing when counter clearing on input capture is specified.




Figure 12.26 Counter Clear Timing (Compare Match)




Figure 12.27 Counter Clear Timing (Input Capture)

12.7.2 Interrupt Signal Timing

(1) TGF Flag Setting Timing in Case of Compare Match

Figure 12.28 shows the timing for setting of the TGF flag in TSR on compare match, and TGI interrupt request signal timing.




Figure 12.28 TGI Interrupt Timing (Compare Match)

(2) TGF Flag Setting Timing in Case of Input Capture

Figure 12.29 shows the timing for setting of the TGF flag in TSR on input capture, and TGI interrupt request signal timing.




Figure 12.29 TGI Interrupt Timing (Input Capture)

(3) TCFV Flag Setting Timing

Figure 12.30 shows the timing for setting of the TCFV flag in TSR on overflow, and TCIV interrupt request signal timing.




Figure 12.30 TCIV Interrupt Setting Timing

(4) Status Flag Clearing Timing

After a status flag is read as 1 by the CPU, it is cleared by writing 0 to it. Figure 12.31 shows the timing for status flag clearing by the CPU.




Figure 12.31 Timing for Status Flag Clearing by CPU

12.8 Usage Notes

12.8.1 Module Standby Function Setting

TPU operation can be disabled or enabled using the clock stop register. The initial setting is for the TPU to operate. Register access is enabled by clearing the module standby function. For details, refer to section 6.4, Module Standby Function.

12.8.2 Input Clock Restrictions

The input clock pulse width must be at least 1.5 states in the case of single-edge detection, and at least 2.5 states in the case of both-edge detection. The TPU will not operate properly at narrower pulse widths.

12.8.3 Caution on Period Setting

When counter clearing on compare match is set, TCNT is cleared in the last state in which it matches the TGR value (the point at which the count value matched by TCNT is updated). Consequently, the actual counter frequency is given by the following formula:

$$f = \frac{\phi}{(N + 1)}$$

Where f: Counter frequency
 ϕ : Operating frequency
 N: TGR set value

12.8.4 Contention between TCNT Write and Clear Operation

If the counter clear signal is generated in the T2 state of a TCNT write cycle, TCNT clearing takes priority and the TCNT write is not performed.

Figure 12.32 shows the timing in this case.




Figure 12.32 Contention between TCNT Write and Clear Operation

12.8.5 Contention between TCNT Write and Increment Operation

If incrementing occurs in the T2 state of a TCNT write cycle, the TCNT write takes priority and TCNT is not incremented.

Figure 12.33 shows the timing in this case.




Figure 12.33 Contention between TCNT Write and Increment Operation

12.8.6 Contention between TGR Write and Compare Match

If a compare match occurs in the T2 state of a TGR write cycle, the TGR write takes priority and the compare match signal is inhibited. A compare match does not occur even if the previous value is written.

Figure 12.34 shows the timing in this case.




Figure 12.34 Contention between TGR Write and Compare Match

12.8.7 Contention between TGR Read and Input Capture

If an input capture signal is generated in the T1 state of a TGR read cycle, data that is read will be data after input capture transfer.

Figure 12.35 shows the timing in this case.




Figure 12.35 Contention between TGR Read and Input Capture

12.8.8 Contention between TGR Write and Input Capture

If an input capture signal is generated in the T2 state of a TGR write cycle, the input capture operation takes priority and the write to TGR is not performed.

Figure 12.36 shows the timing in this case.




Figure 12.36 Contention between TGR Write and Input Capture

12.8.9 Contention between Overflow and Counter Clearing

If overflow and counter clearing occur simultaneously, the TCFV flag in TSR is not set and TCNT clearing takes priority.

Figure 12.37 shows the operation timing when a TGR compare match is specified as the clearing source, and when H'FFFF is set in TGR.




Figure 12.37 Contention between Overflow and Counter Clearing

12.8.10 Contention between TCNT Write and Overflow

If there is an up-count in the T2 state of a TCNT write cycle and overflow occurs, the TCNT write takes priority and the TCFV flag in TSR is not set.

Figure 12.38 shows the operation timing when there is contention between TCNT write and overflow.




Figure 12.38 Contention between TCNT Write and Overflow

12.8.11 Multiplexing of I/O Pins

The TIOCA1 I/O pin is multiplexed with the TCLKA input pin, the TIOCB1 I/O pin with the TCLKB input pin, and the TIOCA2 I/O pin with the TCLKC input pin. When an external clock is input, compare match output should not be performed from a multiplexed pin.

12.8.12 Interrupts when Module Standby Function is Used

If the module standby function is used when an interrupt has been requested, it will not be possible to clear the CPU interrupt source. Interrupts should therefore be disabled before using the module standby function.

Section 13 Asynchronous Event Counter (AEC)

The asynchronous event counter (AEC) is an event counter that is incremented by external event clock or internal clock input. Figure 13.1 shows a block diagram of the asynchronous event counter.

13.1 Features

- Can count asynchronous events
Can count external events input asynchronously without regard to the operation of system clocks (ϕ) or subclocks (ϕ_{SUB}).
- Can be used as two-channel independent 8-bit event counter or single-channel independent 16-bit event counter.
- Event/clock input is enabled when IRQAEC goes high or event counter PWM output (IECPWM) goes high.
- Both edge sensing can be used for IRQAEC or event counter PWM output (IECPWM) interrupts. When the asynchronous counter is not used, they can be used as independent interrupts.
- When an event counter PWM is used, event clock input enabling/disabling can be controlled at a constant cycle.
- Selection of four clock sources
Three internal clocks ($\phi/2$, $\phi/4$, or $\phi/8$) or external event can be selected.
- Both edge counting is possible for the AEVL and AEVH pins.
- Counter resetting and halting of the count-up function can be controlled by software.
- Automatic interrupt generation on detection of an event counter overflow
- Use of module standby mode enables this module to be placed in standby mode independently when not used. (For details, refer to section 6.4, Module Standby Function.)
- The IRQAEC pin can select the on-chip oscillator and the system clock oscillator during a reset, though this function does not apply to a reset by the watchdog timer. (Supported only by the masked ROM version.)




Figure 13.1 Block Diagram of Asynchronous Event Counter

13.2 Input/Output Pins

Table 13.1 shows the pin configuration of the asynchronous event counter.

Table 13.1 Pin Configuration

Name	Abbreviation	I/O	Function
Asynchronous event input H	AEVH	Input	Event input pin for input to event counter H
Asynchronous event input L	AEVL	Input	Event input pin for input to event counter L
Event input enable interrupt input	IRQAEC	Input	Input pin for interrupt enabling event input Input pin to select the on-chip oscillator and the system clock oscillator (supported only by the masked ROM version)

13.3 Register Descriptions

The asynchronous event counter has the following registers.

- Event counter PWM compare register (ECPWCR)
- Event counter PWM data register (ECPWDR)
- Input pin edge select register (AEGSR)
- Event counter control register (ECCR)
- Event counter control/status register (ECCSR)
- Event counter H (ECH)
- Event counter L (ECL)

13.3.1 Event Counter PWM Compare Register (ECPWCR)

ECPWCR sets the one conversion period of the event counter PWM waveform.

Bit	Bit Name	Initial Value	R/W	Description
15	ECPWCR15	1	R/W	One Conversion Period of Event Counter PWM Waveform
14	ECPWCR14	1	R/W	
13	ECPWCR13	1	R/W	When the ECPWME bit in AEGSR is 1, the event counter PWM is operating and therefore ECPWCR should not be modified.
12	ECPWCR12	1	R/W	
11	ECPWCR11	1	R/W	When changing the conversion period, the event counter PWM must be halted by clearing the ECPWME bit in AEGSR to 0 before modifying ECPWCR.
10	ECPWCR10	1	R/W	
9	ECPWCR9	1	R/W	
8	ECPWCR8	1	R/W	
7	ECPWCR7	1	R/W	
6	ECPWCR6	1	R/W	
5	ECPWCR5	1	R/W	
4	ECPWCR4	1	R/W	
3	ECPWCR3	1	R/W	
2	ECPWCR2	1	R/W	
1	ECPWCR1	1	R/W	
0	ECPWCR0	1	R/W	

13.3.2 Event Counter PWM Data Register (ECPWDR)

ECPWDR controls data of the event counter PWM waveform generator.

Bit	Bit Name	Initial Value	R/W	Description
15	ECPWDR15	0	W	Data Control of Event Counter PWM Waveform Generator
14	ECPWDR14	0	W	
13	ECPWDR13	0	W	When the ECPWME bit in AEGSR is 1, the event counter PWM is operating and therefore ECPWDR should not be modified.
12	ECPWDR12	0	W	
11	ECPWDR11	0	W	When changing the conversion cycle, the event counter PWM must be halted by clearing the ECPWME bit in AEGSR to 0 before modifying ECPWDR.
10	ECPWDR10	0	W	
9	ECPWDR9	0	W	
8	ECPWDR8	0	W	
7	ECPWDR7	0	W	
6	ECPWDR6	0	W	
5	ECPWDR5	0	W	
4	ECPWDR4	0	W	
3	ECPWDR3	0	W	
2	ECPWDR2	0	W	
1	ECPWDR1	0	W	
0	ECPWDR0	0	W	

13.3.3 Input Pin Edge Select Register (AEGSR)

AEGSR selects rising, falling, or both edge sensing for the AEVH, AEVL, and IRQAEC pins.

Bit	Bit Name	Initial Value	R/W	Description
7	AHEGS1	0	R/W	AEC Edge Select H
6	AHEGS0	0	R/W	Select rising, falling, or both edge sensing for the AEVH pin. 00: Falling edge on AEVH pin is sensed 01: Rising edge on AEVH pin is sensed 10: Both edges on AEVH pin are sensed 11: Setting prohibited
5	ALEGS1	0	R/W	AEC Edge Select L
4	ALEGS0	0	R/W	Select rising, falling, or both edge sensing for the AEVL pin. 00: Falling edge on AEVL pin is sensed 01: Rising edge on AEVL pin is sensed 10: Both edges on AEVL pin are sensed 11: Setting prohibited
3	AIEGS1	0	R/W	IRQAEC Edge Select
2	AIEGS0	0	R/W	Select rising, falling, or both edge sensing for the IRQAEC pin. 00: Falling edge on IRQAEC pin is sensed 01: Rising edge on IRQAEC pin is sensed 10: Both edges on IRQAEC pin are sensed 11: Setting prohibited
1	ECPWME	0	R/W	Event Counter PWM Enable Controls operation of event counter PWM and selection of IRQAEC. 0: AEC PWM halted, IRQAEC selected 1: AEC PWM enabled, IRQAEC not selected
0	—	0	R/W	Reserved This bit can be read from or written to. However, this bit should not be set to 1.

13.3.4 Event Counter Control Register (ECCR)

ECCR controls the counter input clock and IRQAEC/IECPWM.

Bit	Bit Name	Initial Value	R/W	Description
7	ACKH1	0	R/W	AEC Clock Select H
6	ACKH0	0	R/W	Select the clock used by ECH. 00: AEVH pin input 01: $\phi/2$ 10: $\phi/4$ 11: $\phi/8$
5	ACKL1	0	R/W	AEC Clock Select L
4	ACKL0	0	R/W	Select the clock used by ECL. 00: AEVL pin input 01: $\phi/2$ 10: $\phi/4$ 11: $\phi/8$
3	PWCK2	0	R/W	Event Counter PWM Clock Select
2	PWCK1	0	R/W	Select the event counter PWM clock.
1	PWCK0	0	R/W	000: $\phi/2$ 001: $\phi/4$ 010: $\phi/8$ 011: $\phi/16$ 1X0: $\phi/32$ 1X1 $\phi/64$
0	—	0	R/W	Reserved This bit can be read from or written to. However, this bit should not be set to 1.

[Legend] X: Don't care.

13.3.5 Event Counter Control/Status Register (ECCSR)

ECCSR controls counter overflow detection, counter resetting, and count-up function.

Bit	Bit Name	Initial Value	R/W	Description
7	OVH	0	R/W*	Counter Overflow H This is a status flag indicating that ECH has overflowed. [Setting condition] When ECH overflows from H'FF to H'00 [Clearing condition] When this bit is written to 0 after reading OVH = 1
6	OVL	0	R/W*	Counter Overflow L This is a status flag indicating that ECL has overflowed. [Setting condition] When ECL overflows from H'FF to H'00 while CH2 is set to 1 [Clearing condition] When this bit is written to 0 after reading OVL = 1
5	—	0	R/W	Reserved Although this bit is readable/writable, it should not be set to 1.
4	CH2	0	R/W	Channel Select Selects how ECH and ECL event counters are used 0: ECH and ECL are used together as a single-channel 16-bit event counter 1: ECH and ECL are used as two-channel 8-bit event counter
3	CUEH	0	R/W	Count-Up Enable H Enables event clock input to ECH. 0: ECH event clock input is disabled (ECH value is retained) 1: ECH event clock input is enabled

Bit	Bit Name	Initial Value	R/W	Description
2	CUEL	0	R/W	Count-Up Enable L Enables event clock input to ECL. 0: ECL event clock input is disabled (ECL value is retained) 1: ECL event clock input is enabled
1	CRCH	0	R/W	Counter Reset Control H Controls resetting of ECH. 0: ECH is reset 1: ECH reset is cleared and count-up function is enabled
0	CRCL	0	R/W	Counter Reset Control L Controls resetting of ECL. 0: ECL is reset 1: ECL reset is cleared and count-up function is enabled

Note: * Only 0 can be written to clear the flag.

13.3.6 Event Counter H (ECH)

ECH is an 8-bit read-only up-counter that operates as an independent 8-bit event counter. ECH also operates as the upper 8-bit up-counter of a 16-bit event counter configured in combination with ECL.

Bit	Bit Name	Initial Value	R/W	Description
7	ECH7	0	R	Either the external asynchronous event AEVH pin, $\phi/2$, $\phi/4$, or $\phi/8$, or the overflow signal from lower 8-bit counter ECL can be selected as the input clock source. ECH can be cleared to H'00 by software.
6	ECH6	0	R	
5	ECH5	0	R	
4	ECH4	0	R	
3	ECH3	0	R	
2	ECH2	0	R	
1	ECH1	0	R	
0	ECH0	0	R	

13.3.7 Event Counter L (ECL)

ECL is an 8-bit read-only up-counter that operates as an independent 8-bit event counter. ECL also operates as the upper 8-bit up-counter of a 16-bit event counter configured in combination with ECH.

Bit	Bit Name	Initial Value	R/W	Description
7	ECL7	0	R	Either the external asynchronous event AEVL pin, $\phi/2$, $\phi/4$, or $\phi/8$ can be selected as the input clock source. ECL can be cleared to H'00 by software.
6	ECL6	0	R	
5	ECL5	0	R	
4	ECL4	0	R	
3	ECL3	0	R	
2	ECL2	0	R	
1	ECL1	0	R	
0	ECL0	0	R	

13.4 Operation

13.4.1 16-Bit Counter Operation

When bit CH2 is cleared to 0 in ECCSR, ECH and ECL operate as a 16-bit event counter.

Any of four input clock sources— $\phi/2$, $\phi/4$, $\phi/8$, or AEVL pin input—can be selected by means of bits ACKL1 and ACKL0 in ECCR. When AEVL pin input is selected, input sensing is selected with bits ALEGS1 and ALEGS0.

Note that the input clock is enabled when IRQAEC is high or IECPWM is high. When IRQAEC is low or IECPWM is low, the input clock is not input to the counter, which therefore does not operate. Figure 13.2 shows the software procedure when ECH and ECL are used as a 16-bit event counter.




Figure 13.2 Software Procedure when Using ECH and ECL as 16-Bit Event Counter

As CH2 is cleared to 0 by a reset, ECH and ECL operate as a 16-bit event counter after a reset, and as ACKL1 and ACKL0 are cleared to B'00, the operating clock is asynchronous event input from the AEVL pin (using falling edge sensing).

When the next clock is input after the count value reaches H'FF in both ECH and ECL, ECH and ECL overflow from H'FFFF to H'0000, the OVH flag is set to 1 in ECCSR, the ECH and ECL count values each return to H'00, and counting up is restarted. When an overflow occurs, the IRREC bit is set to 1 in IRR2. If the IENEC bit in IENR2 is 1 at this time, an interrupt request is sent to the CPU.

13.4.2 8-Bit Counter Operation

When bit CH2 is set to 1 in ECCSR, ECH and ECL operate as independent 8-bit event counters.

$\phi/2$, $\phi/4$, $\phi/8$, or AEVH pin input can be selected as the input clock source for ECH by means of bits ACKH1 and ACKH0 in ECCR, and $\phi/2$, $\phi/4$, $\phi/8$, or AEVL pin input can be selected as the input clock source for ECL by means of bits ACKL1 and ACKL0 in ECCR. Input sensing is selected with bits AHEGS1 and AHEGS0 when AEVH pin input is selected, and with bits ALEGS1 and ALEGS0 when AEVL pin input is selected.

Note that the input clock is enabled when IRQAEC is high or IECPWM is high. When IRQAEC is low or IECPWM is low, the input clock is not input to the counter, which therefore does not operate. Figure 13.3 shows the software procedure when ECH and ECL are used as 8-bit event counters.




Figure 13.3 Software Procedure when Using ECH and ECL as 8-Bit Event Counters

When the next clock is input after the ECH count value reaches H'FF, ECH overflows, the OVH flag is set to 1 in ECCSR, the ECH count value returns to H'00, and counting up is restarted. Similarly, when the next clock is input after the ECL count value reaches H'FF, ECL overflows, the OVL flag is set to 1 in ECCSR, the ECL count value returns to H'00, and counting up is restarted. When an overflow occurs, the IRREC bit is set to 1 in IRR2. If the IENEC bit in IENR2 is 1 at this time, an interrupt request is sent to the CPU.

13.4.3 IRQAEC Operation

When the ECPWME bit in AEGSR is 0, the ECH and ECL input clocks are enabled when IRQAEC goes high. When IRQAEC goes low, the input clocks are not input to the counters, and so ECH and ECL do not count. ECH and ECL count operations can therefore be controlled from outside by controlling IRQAEC. In this case, ECH and ECL cannot be controlled individually.

IRQAEC can also operate as an interrupt source.

Interrupt enabling is controlled by IENEC2 in IENR1. When an IRQAEC interrupt is generated, IRR1 interrupt request flag IRREC2 is set to 1. If IENEC2 in IENR1 is set to 1 at this time, an interrupt request is sent to the CPU.

Rising, falling, or both edge sensing can be selected for the IRQAEC input pin with bits AIAGS1 and AIAGS0 in AEGSR.

13.4.4 Event Counter PWM Operation

When the ECPWME bit in AEGSR is 1, the ECH and ECL input clocks are enabled when event counter PWM output (IECPWM) is high. When IECPWM is low, the input clocks are not input to the counters, and so ECH and ECL do not count. ECH and ECL count operations can therefore be controlled cyclically from outside by controlling event counter PWM. In this case, ECH and ECL cannot be controlled individually.

IECPWM can also operate as an interrupt source.

Interrupt enabling is controlled by IENEC2 in IENR1. When an IECPWM interrupt is generated, IRR1 interrupt request flag IRREC2 is set to 1. If IENEC2 in IENR1 is set to 1 at this time, an interrupt request is sent to the CPU.

Rising, falling, or both edge detection can be selected for IECPWM interrupt sensing with bits AIAGS1 and AIAGS0 in AEGSR.

Figure 13.4 and table 13.2 show examples of event counter PWM operation.




Figure 13.4 Event Counter Operation Waveform

Note: Ndr and Ncm above must be set so that $Ndr < Ncm$. If the settings do not satisfy this condition, the output of the event counter PWM is fixed low.

Table 13.2 Examples of Event Counter PWM Operation

Conditions: $f_{osc} = 4 \text{ MHz}$, $f_{\phi} = 4 \text{ MHz}$, high-speed active mode, ECPWCR value (Ncm) = H'7A11, ECPWDR value (Ndr) = H'16E3

Clock Source Selection	Clock Source Cycle (T)*	ECPWCR Value (Ncm)	ECPWDR Value (Ndr)	$t_{off} = T \times (Ndr + 1)$	$t_{cm} = T \times (Ncm + 1)$	$t_{on} = t_{cm} - t_{off}$
$\phi/2$	0.5 μs	H'7A11	H'16E3	2.93 ms	15.625 ms	12.695 ms
$\phi/4$	1 μs	D'31249	D'5859	5.86 ms	31.25 ms	25.39 ms
$\phi/8$	2 μs			11.72 ms	62.5 ms	50.78 ms
$\phi/16$	4 μs			23.44 ms	125.0 ms	101.56 ms
$\phi/32$	8 μs			46.88 ms	250.0 ms	203.12 ms
$\phi/64$	16 μs			93.76 ms	500.0 ms	406.24 ms

Note: * t_{off} minimum width

13.4.5 Operation of Clock Input Enable/Disable Function

The clock input to the event counter can be controlled by the IRQAEC pin when ECPWME in AEGSR is 0, and by the event counter PWM output, IECPWM when ECPWME in AEGSR is 1. As this function forcibly terminates the clock input by each signal, a maximum error of one count will occur depending on the IRQAEC or IECPWM timing. Figure 13.5 shows an example of the operation.




Figure 13.5 Example of Clock Control Operation

13.5 Operating States of Asynchronous Event Counter

The operating states of the asynchronous event counter are shown in table 13.3.

Table 13.3 Operating States of Asynchronous Event Counter

Operating Mode	Reset	Active	Sleep	Watch	Sub-active	Sub-sleep	Standby	Module Standby
AECSR	Reset	Functions	Functions	Retained* ¹	Functions	Functions	Retained* ¹	Retained
ECCR	Reset	Functions	Functions	Retained* ¹	Functions	Functions	Retained* ¹	Retained
ECCSR	Reset	Functions	Functions	Retained* ¹	Functions	Functions	Retained* ¹	Retained
ECH	Reset	Functions	Functions	Functions* ^{1*2}	Functions* ²	Functions* ²	Functions* ^{1*2}	Halted
ECL	Reset	Functions	Functions	Functions* ^{1*2}	Functions* ²	Functions* ²	Functions* ^{1*2}	Halted
IEQAEC	Reset	Functions	Functions	Retained* ³	Functions	Functions	Retained* ³	Retained* ⁴
Event counter PWM	Reset	Functions	Functions	Retained	Retained	Retained	Retained	Retained

- Notes:
1. When an asynchronous external event is input, the counter increments. However, when an overflow occurs in standby mode or watch mode, the counter overflow H/L flags are set by reading ECCSR after clearing standby mode or watch mode.
 2. Functions when asynchronous external events are selected; halted and retained otherwise.
 3. Clock control by IRQAEC operates, but interrupts do not.
 4. As the clock is stopped in module standby mode, IRQAEC has no effect.

13.6 Usage Notes

1. When reading the values in ECH and ECL, first clear bits CUEH and CUEL to 0 in ECCSR in 8-bit mode and clear bit CUEL to 0 in 16-bit mode to prevent asynchronous event input to the counter. The correct value will not be returned if the event counter increments while being read.
2. Use a clock with a frequency of up to 10 MHz for input to the AEVH and AEVL pins, and ensure that the high and low widths of the clock are at least 30 ns. The duty cycle is immaterial.

Table 13.4 shows a maximum clock frequency.

Table 13.4 Maximum Clock Frequency

Mode		Maximum Clock Frequency Input to AEVH/AEVL Pin
Active (high-speed), sleep (high-speed)		10 MHz
Active (medium-speed), sleep (medium-speed)	$(\phi/8)$	$2 \cdot f_{OSC}$
	$(\phi/16)$	f_{OSC}
	$(\phi/32)$	$1/2 \cdot f_{OSC}$
	$(\phi/64)$	$1/4 \cdot f_{OSC}$
$f_{OSC} = 1 \text{ MHz to } 4 \text{ MHz}$		
Watch, subactive, subsleep, standby	$(\phi_W/2)$	1000 kHz
	$(\phi_W/4)$	500 kHz
	$(\phi_W/8)$	250 kHz
$\phi_W = 32.768 \text{ kHz or } 38.4 \text{ kHz}$		

3. When AEC uses with 16-bit mode, set CUEH in ECCSR to 1 first, set CRCH in ECCSR to 1 second, or set both CUEH and CRCH to 1 at same time before clock input. When AEC is operating on 16-bit mode, do not change CUEH. Otherwise, ECH will be miscounted up.
4. When ECPWME in AEGSR is 1, the event counter PWM is operating and therefore ECPWCR and ECPWDR should not be modified.
When changing the data, clear the ECPWME bit in AEGSR to 0 (halt the event counter PWM) before modifying these registers.
5. The event counter PWM data register and event counter PWM compare register must be set so that event counter PWM data register < event counter PWM compare register. If the settings do not satisfy this condition, do not set ECPWME to 1 in AEGSR.
6. As synchronization is established internally when an IRQAEC interrupt is generated, a maximum error of 1 tcyc will occur between clock halting and interrupt acceptance.

Section 14 Watchdog Timer

This LSI incorporates the watchdog timer (WDT). The WDT is an 8-bit timer that can generate an internal reset signal if a system becomes uncontrolled and prevents the CPU from writing to the timer counter, thus allowing it to overflow.

When this watchdog timer function is not needed, the WDT can be used as an interval timer. In interval timer operation, an interval timer interrupt is generated each time the counter overflows.

14.1 Features

The WDT features are described below.

- Selectable from nine counter input clocks
Eight internal clock sources ($\phi/64$, $\phi/128$, $\phi/256$, $\phi/512$, $\phi/1024$, $\phi/2048$, $\phi/4096$, and $\phi/8192$) or the on-chip oscillator (Rosc/2048) can be selected as the timer-counter clock.
- Watchdog timer mode
If the counter overflows, this LSI is internally reset.
- Interval timer mode
If the counter overflows, an interval timer interrupt is generated.
- Use of module standby mode enables this module to be placed in standby mode independently when not used. (For details, refer to section 6.4, Module Standby Function.)

Figure 14.1 shows a block diagram of the WDT.




Figure 14.1 Block Diagram of Watchdog Timer

14.2 Register Descriptions

The watchdog timer has the following registers.

- Timer control/status register WD1 (TCSRWD1)
- Timer control/status register WD2 (TCSRWD2)
- Timer counter WD (TCWD)
- Timer mode register WD (TMWD)

14.2.1 Timer Control/Status Register WD1 (TCSRWD1)

TCSRWD1 performs the TCSRWD1 and TCWD write control. TCSRWD1 also controls the watchdog timer operation and indicates the operating state. TCSRWD1 must be rewritten by using the MOV instruction. The bit manipulation instruction cannot be used to change the setting value.

Bit	Bit Name	Initial Value	R/W	Description
7	B6WI	1	R/W	Bit 6 Write Inhibit The TCWE bit can be written only when the write value of the B6WI bit is 0. This bit is always read as 1.
6	TCWE	0	R/W	Timer Counter WD Write Enable TCWD can be written when the TCWE bit is set to 1. When writing data to this bit, the write value for bit 7 must be 0.
5	B4WI	1	R/W	Bit 4 Write Inhibit The TCSRWE bit can be written only when the write value of the B4WI bit is 0. This bit is always read as 1.
4	TCSRWE	0	R/W	Timer Control/Status Register WD Write Enable The WDON and WRST bits can be written when the TCSRWE bit is set to 1. When writing data to this bit, the write value for bit 5 must be 0.
3	B2WI	1	R/W	Bit 2 Write Inhibit The WDON bit can be written only when the write value of the B2WI bit is 0. This bit is always read as 1.

Bit	Bit Name	Initial Value	R/W	Description
2	WDON	0	R/W	Watchdog Timer On TCWD starts counting up when the WDON bit is set to 1 and halts when the WDON bit is cleared to 0. [Setting condition] When 1 is written to the WDON bit and 0 to the B2WI bit while the TCSRWE bit is 1 [Clearing conditions] - Reset by $\overline{\text{RES}}$ pin - When 0 is written to the WDON bit and 0 to the B2WI bit while the TCSRWE bit is 1
1	B0WI	1	R/W	Bit 0 Write Inhibit The WRST bit can be written only when the write value of the B0WI bit is 0. This bit is always read as 1.
0	WRST	0	R/W	Watchdog Timer Reset [Setting condition] When TCWD overflows and an internal reset signal is generated [Clearing conditions] - Reset by $\overline{\text{RES}}$ pin - When 0 is written to the WRST bit and 0 to the B0WI bit while the TCSRWE bit is 1

14.2.2 Timer Control/Status Register WD2 (TCSRWD2)

TCSRWD2 performs the TCSRWD2 write control, mode switching, and interrupt control. TCSRWD2 must be rewritten by using the MOV instruction. The bit manipulation instruction cannot be used to change the setting value.

Bit	Bit Name	Initial Value	R/W	Description
7	OVF	0	R/(W)* ¹	Overflow Flag Indicates that TCWD has overflowed (changes from H'FF to H'00). [Setting condition] When TCWD overflows (changes from H'FF to H'00) When internal reset request generation is selected in watchdog timer mode, this bit is cleared automatically by the internal reset after it has been set. [Clearing condition] When TCSRWD2 is read when OVF = 1, then 0 is written to OVF*⁴
6	B5WI	1	R/(W)* ²	Bit 5 Write Inhibit The WT/IT bit can be written only when the write value of the B5WI bit is 0. This bit is always read as 1.
5	WT/IT	0	R/(W)* ³	Timer Mode Select Selects whether the WDT is used as a watchdog timer or interval timer. 0: Watchdog timer mode 1: Interval timer mode
4	B3WI	1	R/(W)* ²	Bit 3 Write Inhibit The IEOVF bit can be written only when the write value of the B3WI bit is 0. This bit is always read as 1.
3	IEOVF	0	R/(W)* ³	Overflow Interrupt Enable Enables or disables an overflow interrupt request in interval timer mode. 0: Disables an overflow interrupt 1: Enables an overflow interrupt
2 to 0	—	All 1	—	Reserved These bits are always read as 1.

- Notes:
- Only 0 can be written to clear the flag.
 - Write operation is necessary because this bit controls data writing to other bit. This bit is always read as 1.
 - Writing is possible only when the write conditions are satisfied.
 - In subactive mode, clear this flag after setting the CKS3 to CKS0 bits in TMWD to B'0XXX (on-chip oscillator).

14.2.3 Timer Counter WD (TCWD)

TCWD is an 8-bit readable/writable up-counter. When TCWD overflows from H'FF to H'00, the internal reset signal is generated in watchdog timer mode, the WRST bit in TCSRWD1 is set to 1, and the OVF bit in TCSRWD2 is set to 1. TCWD is initialized to H'00.

14.2.4 Timer Mode Register WD (TMWD)

TMWD selects the input clock.

Bit	Bit Name	Initial Value	R/W	Description
7 to 4	—	All 1	—	Reserved These bits are always read as 1.
3	CKS3	1	R/W	Clock Select 3 to 0
2	CKS2	1	R/W	Select the clock to be input to TCWD.
1	CKS1	1	R/W	1000: Internal clock: counts on $\phi/64$
0	CKS0	1	R/W	1001: Internal clock: counts on $\phi/128$ 1010: Internal clock: counts on $\phi/256$ 1011: Internal clock: counts on $\phi/512$ 1100: Internal clock: counts on $\phi/1024$ 1101: Internal clock: counts on $\phi/2048$ 1110: Internal clock: counts on $\phi/4096$ 1111: Internal clock: counts on $\phi/8192$ 0XXX: on-chip oscillator: counts on $R_{osc}/2048$ For the on-chip oscillator overflow periods, see section 25, Electrical Characteristics. In active (medium-speed) mode or sleep (medium-speed) mode, the setting of B'0XXX and interval timer mode is disabled.

[Legend] X: Don't care.

14.3 Operation

14.3.1 Watchdog Timer Mode

The watchdog timer is provided with an 8-bit up-counter. To use it as the watchdog timer, clear the $\overline{\text{WT/IT}}$ bit in TCSRWD2 to 0. (To write the $\overline{\text{WT/IT}}$ bit, two write accesses are required.) If 1 is written to the WDON bit and 0 to the B2WI bit simultaneously when the TCSRWE bit in TCSRWD1 is set to 1, TCWD begins counting up. (To operate the watchdog timer, two write accesses to TCSRWD1 are required.) When a clock pulse is input after the TCWD count value has reached H'FF, the watchdog timer overflows and an internal reset signal is generated. The internal reset signal is output for a period of $512 \phi_{\text{osc}}$ clock cycles. TCWD is a writable counter, and when a value is set in TCWD, the count-up starts from that value. An overflow period in the range of 1 to 256 input clock cycles can therefore be set, according to the TCWD set value.

Figure 14.2 shows an example of watchdog timer operation.




Figure 14.2 Example of Watchdog Timer Operation

14.3.2 Interval Timer Mode

Figure 14.3 shows the operation in interval timer mode. To use the WDT as an interval timer, set the WT/IT̄ bit in TCSRWD2 to 1.

When the WDT is used as an interval timer, an interval timer interrupt request is generated each time the TCNT overflows. Therefore, an interval timer interrupt can be generated at intervals.




Figure 14.3 Interval Timer Mode Operation

14.3.3 Timing of Overflow Flag (OVF) Setting

Figure 14.4 shows the timing of the OVF flag setting. The OVF flag in TCSRWD2 is set to 1 if TCNT overflows. At the same time, a reset signal is output in watchdog timer mode and an interval timer interrupt is generated in interval timer mode.




Figure 14.4 Timing of OVF Flag Setting

14.4 Interrupt

During interval timer mode operation, an overflow generates an interval timer interrupt. The interval timer interrupt is requested whenever the OVF flag is set to 1 while the IEOVF bit in TCSRWD2 is set to 1. The OVF flag must be cleared to 0 in the interrupt handling routine.

14.5 Usage Notes

14.5.1 Switching between Watchdog Timer Mode and Interval Timer Mode

If the mode is switched between watchdog timer and interval timer, while the WDT is operating, errors could occur in the incrementation. Software must stop the watchdog timer (by clearing the WDON bit to 0) before switching the mode.

14.5.2 Module Standby Mode Control

The WDCKSTP bit in CKSTPR2 is valid when the WDON bit in the timer control/status register 1 (TCSRWD1) is cleared to 0. The WDCKSTP bit can be cleared to 0 while the WDON bit is set to 1 (while the watchdog timer is operating). However, the watchdog timer does not enter module standby mode but continues operating. When the WDON bit is cleared to 0 by software after the watchdog timer stops operating, the WDCKSTP bit is valid at the same time and the watchdog timer enters module standby mode.

Section 15 Serial Communication Interface 3 (SCI3, IrDA)

The serial communication interface 3 (SCI3) can handle both asynchronous and clocked synchronous serial communication. In the asynchronous method, serial data communication can be carried out using standard asynchronous communication chips such as a Universal Asynchronous Receiver/Transmitter (UART) or an Asynchronous Communication Interface Adapter (ACIA). A function is also provided for serial communication between processors (multiprocessor communication function) with two channels (SCI3_1 and SCI3_2). Table 15.1 shows the SCI3 channel configuration.

The SCI3_1 can transmit and receive IrDA communication waveforms based on the Infrared Data Association (IrDA) standard version 1.0.

15.1 Features

- Choice of asynchronous or clocked synchronous serial communication mode
- Full-duplex communication capability
The transmitter and receiver are mutually independent, enabling transmission and reception to be executed simultaneously.
Double-buffering is used in both the transmitter and the receiver, enabling continuous transmission and continuous reception of serial data.
- On-chip baud rate generator allows any bit rate to be selected
- On-chip baud rate generator, internal clock, or external clock can be selected as a transfer clock source.
- Six interrupt sources
Transmit-end, transmit-data-empty, receive-data-full, overrun error, framing error, and parity error.
- Use of module standby mode enables this module to be placed in standby mode independently when not used. (For details, refer to section 6.4, Module Standby Function.)

Asynchronous mode

- Data length: 7, 8, or 5 bits
- Stop bit length: 1 or 2 bits
- Parity: Even, odd, or none
- Receive error detection: Parity, overrun, and framing errors
- Break detection: Break can be detected by reading the RXD32 pin level directly in the case of a framing error

- Data length: 8 bits
- Receive error detection: Overrun errors detected

Table 15.1 SCI3 Channel Configuration

Channel	Abbreviation	Pin* ¹	Register* ²	Register Address
Channel 1	SCI3_1	SCK31 RXD31 TXD31	SMR3_1	H'FF98
			BRR3_1	H'FF99
			SCR3_1	H'FF9A
			TDR3_1	H'FF9B
			SSR3_1	H'FF9C
			RDR3_1	H'FF9D
			RSR3_1	—
			TSR3_1	—
			IrCR	H'FFA7
Channel 2	SCI3_2	SCK32 RXD32 TXD32	SMR3_2	H'FFA8
			BRR3_2	H'FFA9
			SCR3_2	H'FFAA
			TDR3_2	H'FFAB
			SSR3_2	H'FFAC
			RDR3_2	H'FFAD
			RSR3_2	—
			TSR3_2	—

Notes: 1. Pin names SCK3, RXD3, and TXD3 are used in the text for all channels, omitting the channel designation.
2. In the text, channel description is omitted for registers and bits.

Figure 15.1 (1) shows a block diagram of the SCI3_1 and figure 15.1 (2) shows that of the SCI3_2.




Figure 15.1 (1) Block Diagram of SCI3_1




Figure 15.1 (2) Block Diagram of SCI3_2

15.2 Input/Output Pins

Table 15.2 shows the SCI3 pin configuration.

Table 15.2 Pin Configuration

Pin Name	Abbreviation	I/O	Function
SCI3 clock	SCK31, SCK32	I/O	SCI3 clock input/output
SCI3 receive data input	RXD31, RXD32	Input	SCI3 receive data input
SCI3 transmit data output	TXD31, TXD32	Output	SCI3 transmit data output

15.3 Register Descriptions

The SCI3 has the following registers for each channel.

- Receive shift register 3 (RSR3)*
- Receive data register 3 (RDR3)*
- Transmit shift register 3 (TSR3)*
- Transmit data register 3 (TDR3)*
- Serial mode register 3 (SMR3)*
- Serial control register 3 (SCR3)*
- Serial status register 3 (SSR3)*
- Bit rate register 3 (BRR3)*
- Serial port control register (SPCR)
- IrDA control register (IrCR)

Note: * These register names are abbreviated to RSR, RDR, TSR, TDR, SMR, SCR, SSR, and BRR in the text.

15.3.1 Receive Shift Register (RSR)

RSR is a shift register that receives serial data input from the RXD31 or RXD32 pin and converts it into parallel data. When one byte of data has been received, it is transferred to RDR automatically. RSR cannot be directly accessed by the CPU.

15.3.2 Receive Data Register (RDR)

RDR is an 8-bit register that stores receive data. When the SCI3 has received one byte of serial data, it transfers the received serial data from RSR to RDR, where it is stored. After this, RSR is receive-enabled. As RSR and RDR function as a double buffer in this way, continuous receive operations are possible. After confirming that the RDRF bit in SSR is set to 1, read RDR only once. RDR cannot be written to by the CPU. RDR is initialized to H'00.

RDR is initialized to H'00 by a reset or in standby mode, watch mode, or module standby mode.

15.3.3 Transmit Shift Register (TSR)

TSR is a shift register that transmits serial data. To perform serial data transmission, the SCI3 first transfers transmit data from TDR to TSR automatically, then sends the data that starts from the LSB to the TXD31 or TXD32 pin. Data transfer from TDR to TSR is not performed if no data has been written to TDR (if the TDRE bit in SSR is set to 1). TSR cannot be directly accessed by the CPU.

15.3.4 Transmit Data Register (TDR)

TDR is an 8-bit register that stores data for transmission. When the SCI3 detects that TSR is empty, it transfers the transmit data written in TDR to TSR and starts transmission. The double-buffered structure of TDR and TSR enables continuous serial transmission. If the next transmit data has already been written to TDR during transmission of one-frame data, the SCI3 transfers the written data to TSR to continue transmission. To achieve reliable serial transmission, write transmit data to TDR only once after confirming that the TDRE bit in SSR is set to 1. TDR is initialized to H'FF.

TDR is initialized to H'FF by a reset or in standby mode, watch mode, or module standby mode.

15.3.5 Serial Mode Register (SMR)

SMR sets the SCI3's serial communication format and selects the clock source for the on-chip baud rate generator.

SMR is initialized to H'00 by a reset or in standby mode, watch mode, or module standby mode.

Bit	Bit Name	Initial Value	R/W	Description
7	COM	0	R/W	Communication Mode 0: Asynchronous mode 1: Clocked synchronous mode
6	CHR	0	R/W	Character Length (enabled only in asynchronous mode) 0: Selects 8 or 5 bits as the data length. 1: Selects 7 or 5 bits as the data length. When 7-bit data is selected, the MSB (bit 7) in TDR is not transmitted. To select 5 bits as the data length, set 1 to both the PE and MP bits. The three most significant bits (bits 7, 6, and 5) in TDR are not transmitted. In clocked synchronous mode, the data length is fixed to 8 bits regardless of the CHR bit setting.
5	PE	0	R/W	Parity Enable (enabled only in asynchronous mode) When this bit is set to 1, the parity bit is added to transmit data before transmission, and the parity bit is checked in reception. In clocked synchronous mode, parity bit addition and checking is not performed regardless of the PE bit setting.

Bit	Bit Name	Initial Value	R/W	Description
4	PM	0	R/W	Parity Mode (enabled only when the PE bit is 1 in asynchronous mode) 0: Selects even parity. 1: Selects odd parity. When even parity is selected, a parity bit is added in transmission so that the total number of 1 bits in the transmit data plus the parity bit is an even number, in reception, a check is carried out to confirm that the number of 1 bits in the receive data plus the parity bit is an even number. When odd parity is selected, a parity bit is added in transmission so that the total number of 1 bits in the transmit data plus the parity bit is an odd number, in reception, a check is carried out to confirm that the number of 1 bits in the receive data plus the parity bit is an odd number. If parity bit addition and checking is disabled in clocked synchronous mode and asynchronous mode, the PM bit setting is invalid.
3	STOP	0	R/W	Stop Bit Length (enabled only in asynchronous mode) Selects the stop bit length in transmission. 0: 1 stop bit 1: 2 stop bits For reception, only the first stop bit is checked, regardless of the value in the bit. If the second stop bit is 0, it is treated as the start bit of the next transmit character.
2	MP	0	R/W	Multiprocessor Mode When this bit is set to 1, the multiprocessor communication function is enabled. The PE bit and PM bit settings are invalid. In clocked synchronous mode, this bit should be cleared to 0.

Bit	Bit Name	Initial Value	R/W	Description
1	CKS1	0	R/W	Clock Select 0 and 1
0	CKS0	0	R/W	These bits select the clock source for the on-chip baud rate generator. 00: ϕ clock ($n = 0$) 01: $\phi w/2$ or ϕw clock ($n = 1$) 10: $\phi/16$ clock ($n = 2$) 11: $\phi/64$ clock ($n = 3$) When the setting value is 0 in active (medium-speed/high-speed) mode and sleep (medium-speed/high-speed) mode $\phi w/2$ clock is set. In subactive mode and subsleep mode, ϕw clock is set. The SCI3 is enabled only, when $\phi w/2$ is selected for the CPU operating clock. For the relationship between the bit rate register setting and the baud rate, see section 15.3.8, Bit Rate Register (BRR). n is the decimal representation of the value of n in BRR (see section 15.3.8, Bit Rate Register (BRR)).

15.3.6 Serial Control Register (SCR)

SCR enables or disables SCI3 transfer operations and interrupt requests, and selects the transfer clock source. For details on interrupt requests, refer to section 15.8, Interrupt Requests.

SCR is initialized to H'00 by a reset or in standby mode, watch mode, or module standby mode.

Bit	Bit Name	Initial Value	R/W	Description
7	TIE	0	R/W	Transmit Interrupt Enable When this bit is set to 1, the TXI (TXI32) interrupt request is enabled. TXI (TXI32) can be released by clearing the TDRE bit or TI bit to 0.
6	RIE	0	R/W	Receive Interrupt Enable When this bit is set to 1, RXI and ERI interrupt requests are enabled. RXI (RXI32) and ERI (ERI32) can be released by clearing the RDRF bit or the FER, PER, or OER error flag to 0, or by clearing the RIE bit to 0.

Bit	Bit Name	Initial Value	R/W	Description
5	TE	0	R/W	Transmit Enable When this bit is set to 1, transmission is enabled. When this bit is 0, the TDRE bit in SSR is fixed at 1. When transmit data is written to TDR while this bit is 1, Bit TDRE in SSR is cleared to 0 and serial data transmission is started. Be sure to carry out SMR settings, and setting of bit SPC31 or SPC32 in SPCR, to decide the transmission format before setting bit TE to 1.
4	RE	0	R/W	Receive Enable When this bit is set to 1, reception is enabled. In this state, serial data reception is started when a start bit is detected in asynchronous mode or serial clock input is detected in clocked synchronous mode. Be sure to carry out the SMR settings to decide the reception format before setting bit RE to 1. Note that the RDRF, FER, PER, and OER flags in SSR are not affected when bit RE is cleared to 0, and retain their previous state
3	MPIE	0	R/W	Multiprocessor Interrupt Enable (enabled only when the MP bit in SMR is 1 in asynchronous mode) When this bit is set to 1, receive data in which the multiprocessor bit is 0 is skipped, and setting of the RDRF, FER, and OER status flags in SSR is prohibited. On receiving data in which the multiprocessor bit is 1, this bit is automatically cleared and normal reception is resumed. For details, refer to section 15.6, Multiprocessor Communication Function.
2	TEIE	0	R/W	Transmit End Interrupt Enable When this bit is set to 1, the TEI interrupt request is enabled. TEI can be released by clearing bit TDRE to 0 and clearing bit TEND to 0 in SSR, or by clearing bit TEIE to 0.

Bit	Bit Name	Initial Value	R/W	Description
1	CKE1	0	R/W	Clock Enable 0 and 1
0	CKE0	0	R/W	Select the clock source. Asynchronous mode: 00: Internal baud rate generator (SCK31 or SCK32 pin functions as an I/O port) 01: Internal baud rate generator (Outputs a clock of the same frequency as the bit rate from the SCK31 or SCK32 pin) 10: External clock (Inputs a clock with a frequency 16 times the bit rate from the SCK31 or SCK32 pin) 11: Reserved Clock synchronous mode: 00: Internal clock (SCK31 or SCK32 pin functions as clock output) 01: Reserved 10: External clock (SCK31 or SCK32 pin functions as clock input) 11: Reserved

15.3.7 Serial Status Register (SSR)

SSR consists of status flags of the SCI3 and multiprocessor bits for transfer. 1 cannot be written to flags TDRE, RDRF, OER, PER, and FER; they can only be cleared.

SSR is initialized to H'84 by a reset or in standby mode, watch mode, or module standby mode.

Bit	Bit Name	Initial Value	R/W	Description
7	TDRE	1	R/(W)*	Transmit Data Register Empty Indicates that transmit data is stored in TDR. [Setting conditions] • When the TE bit in SCR is 0 • When data is transferred from TDR to TSR [Clearing conditions] • When 0 is written to TDRE after reading TDRE = 1 • When the transmit data is written to TDR
6	RDRF	0	R/(W)*	Receive Data Register Full Indicates that the received data is stored in RDR. [Setting condition] • When serial reception ends normally and receive data is transferred from RSR to RDR [Clearing conditions] • When 0 is written to RDRF after reading RDRF = 1 When data is read from RDR If an error is detected in reception, or if the RE bit in SCR has been cleared to 0, RDR and bit RDRF are not affected and retain their previous state. Note that if data reception is completed while bit RDRF is still set to 1, an overrun error (OER) will occur and the receive data will be lost.

Bit	Bit Name	Initial Value	R/W	Description
5	OER	0	R/(W)*	Overrun Error [Setting condition] - When an overrun error occurs in reception [Clearing condition] - When 0 is written to OER after reading OER = 1 When bit RE in SCR is cleared to 0, bit OER is not affected and retains its previous state. When an overrun error occurs, RDR retains the receive data it held before the overrun error occurred, and data received after the error is lost. Reception cannot be continued with bit OER set to 1, and in clocked synchronous mode, transmission cannot be continued either.
4	FER	0	R/(W)*	Framing Error [Setting condition] - When a framing error occurs in reception [Clearing condition] - When 0 is written to FER after reading FER = 1 When bit RE in SCR is cleared to 0, bit FER is not affected and retains its previous state. Note that, in 2-stop-bit mode, only the first stop bit is checked for a value of 1, and the second stop bit is not checked. When a framing error occurs, the receive data is transferred to RDR but bit RDRF is not set. Reception cannot be continued with bit FER set to 1. In clocked synchronous mode, neither transmission nor reception is possible when bit FER is set to 1.

Bit	Bit Name	Initial Value	R/W	Description
3	PER	0	R/(W)*	Parity Error [Setting condition] - When a parity error is generated during reception [Clearing condition] - When 0 is written to PER after reading PER = 1 When bit RE in SCR is cleared to 0, bit PER is not affected and retains its previous state. - Receive data in which a parity error has occurred is still transferred to RDR, but bit RDRF is not set. Reception cannot be continued with bit PER set to 1. In clocked synchronous mode, neither transmission nor reception is possible when bit PER is set to 1.
2	TEND	1	R	Transmit End [Setting conditions] - When the TE bit in SCR is 0 - When TDRE = 1 at transmission of the last bit of a 1-byte serial transmit character [Clearing conditions] - When 0 is written to TDRE after reading TDRE = 1 - When the transmit data is written to TDR
1	MPBR	0	R	Multiprocessor Bit Receive MPBR stores the multiprocessor bit in the receive character data. When the RE bit in SCR is cleared to 0, its previous state is retained.
0	MPBT	0	R/W	Multiprocessor Bit Transfer MPBT stores the multiprocessor bit to be added to the transmit character data.

Note: * Only 0 can be written to clear the flag.

15.3.8 Bit Rate Register (BRR)

BRR is an 8-bit readable/writable register that adjusts the bit rate. BRR is initialized to H'FF. Table 15.3 shows the relationship between the N setting in BRR and the n setting in bits CKS1 and CKS0 in SMR in asynchronous mode. Table 15.5 shows the maximum bit rate for each frequency in asynchronous mode. The values shown in both tables 15.3 and 15.5 are values in active (high-speed) mode. Table 15.6 shows the relationship between the N setting in BRR and the n setting in bits CKS1 and CKS0 in SMR in clocked synchronous mode. The values shown in table 15.6 are values in active (high-speed) mode. The N setting in BRR and error for other operating frequencies and bit rates can be obtained by the following formulas:

[Asynchronous Mode]

$$N = \frac{OSC}{32 \times 2^{2n} \times B} - 1$$

$$\text{Error (\%)} = \frac{B \text{ (bit rate obtained from } n, N, OSC) - R \text{ (bit rate in left-hand column in table 15.3)}}{R \text{ (bit rate in left-hand column in table 15.3)}} \times 100$$

[Legend] B: Bit rate (bit/s)

N: BRR setting for baud rate generator ($0 \leq N \leq 255$)

OSCφ: Value of ϕ_{osc} (Hz)

n: Baud rate generator input clock number ($n = 0, 2, \text{ or } 3$)

(The relation between n and the clock is shown in table 15.3)

Table 15.3 Examples of BRR Settings for Various Bit Rates (Asynchronous Mode) (1)

Bit Rate (bit/s)	32.8kHz			38.4kHz			2MHz			2.097152MHz		
	n	N	Error (%)	n	N	Error (%)	n	N	Error (%)	n	N	Error (%)
110	—	—	—	0	10	−0.83	2	35	−1.36	2	36	0.64
150	0	6	−2.38	0	7	0.00	2	25	0.16	2	26	1.14
200	0	4	2.50	0	5	0.00	2	19	−2.34	3	4	2.40
250	0	3	2.50	—	—	—	0	249	0.00	3	3	2.40
300	—	—	—	0	3	0.00	0	207	0.16	0	217	0.21
600	—	—	—	0	1	0.00	0	103	0.16	2	6	−2.48
1200	—	—	—	0	0	0.00	0	51	0.16	0	54	−0.70
2400	—	—	—	—	—	—	0	25	0.16	0	26	1.14
4800	—	—	—	—	—	—	0	12	0.16	0	13	−2.48
9600	—	—	—	—	—	—	—	—	—	0	6	−2.48
19200	—	—	—	—	—	—	—	—	—	—	—	—
31250	—	—	—	—	—	—	0	1	0.00	—	—	—
38400	—	—	—	—	—	—	—	—	—	—	—	—

Table 15.3 Examples of BRR Settings for Various Bit Rates (Asynchronous Mode) (2)

Bit Rate (bit/s)	2.4576MHz			3MHz			3.6864MHz			4MHz		
	n	N	Error (%)	n	N	Error (%)	n	N	Error (%)	n	N	Error (%)
110	3	10	−0.83	2	52	0.50	2	64	0.70	2	70	0.03
150	3	7	0.00	2	38	0.16	3	11	0.00	2	51	0.16
200	3	5	0.00	2	28	1.02	3	8	0.00	2	38	0.16
250	2	18	1.05	2	22	1.90	2	28	−0.69	2	30	0.81
300	3	3	0.00	3	4	2.34	3	5	0.00	2	25	0.16
600	3	1	0.00	0	155	0.16	3	2	0.00	0	207	0.16
1200	3	0	0.00	0	77	0.16	2	5	0.00	0	103	0.16
2400	2	1	0.00	0	38	0.16	2	2	0.00	0	51	0.16
4800	2	0	0.00	0	19	−2.34	0	23	0.00	0	25	0.16
9600	0	7	0.00	0	9	−2.34	0	11	0.00	0	12	0.16
19200	0	3	0.00	0	4	−2.34	0	5	0.00	—	—	—
31250	—	—	—	0	2	0.00	—	—	—	0	3	0.00
38400	0	1	0.00	—	—	—	0	2	0.00	—	—	—

Table 15.3 Examples of BRR Settings for Various Bit Rates (Asynchronous Mode) (3)

Bit Rate (bit/s)	4.9152MHz			5MHz			6MHz			6.144MHz		
	n	N	Error (%)	n	N	Error (%)	n	N	Error (%)	n	N	Error (%)
110	2	86	0.31	2	28	-0.25	2	106	-0.44	2	108	0.08
150	3	15	0.00	2	64	0.16	2	77	0.16	3	19	0.00
200	3	11	0.00	2	48	-0.35	2	58	-0.69	3	11	0.00
250	2	37	1.05	2	38	0.16	2	46	-0.27	3	11	0.00
300	3	7	0.00	2	32	-1.36	2	38	0.16	3	9	0.00
600	3	3	0.00	0	256	1.33	3	4	-2.34	3	4	0.00
1200	3	1	0.00	0	129	0.16	0	155	0.16	2	9	0.00
2400	3	0	0.00	0	64	0.16	0	77	0.16	2	4	0.00
4800	2	1	0.00	0	32	-1.36	0	38	0.16	0	39	0.00
9600	2	0	0.00	2	0	1.73	0	19	-2.34	0	19	0.00
19200	0	7	0.00	0	7	1.73	0	9	-2.34	0	9	0.00
31250	0	4	-1.70	0	4	0.00	0	5	0.00	0	5	2.4
38400	0	3	0.00	0	3	1.73	0	4	-2.34	0	4	0.00

Table 15.3 Examples of BRR Settings for Various Bit Rates (Asynchronous Mode) (4)

Bit Rate (bit/s)	7.3728MHz			8MHz			9.8304MHz			10MHz		
	n	N	Error (%)	n	N	Error (%)	n	N	Error (%)	n	N	Error (%)
110	2	130	-0.07	2	141	0.03	2	174	-0.26	2	177	-0.25
150	3	23	0.00	2	103	0.16	3	31	0.00	2	129	0.16
200	3	17	0.00	2	77	0.16	3	23	0.00	2	97	-0.35
250	2	57	-0.69	2	62	-0.79	2	76	-0.26	2	77	0.16
300	3	11	0.00	2	51	0.16	3	15	0.00	2	64	0.16
600	3	5	0.00	2	25	0.16	3	7	0.00	2	32	-1.36
1200	3	2	0.00	2	12	0.16	3	3	0.00	2	15	1.73
2400	2	5	0.00	0	103	0.16	3	1	0.00	0	129	0.16
4800	2	2	0.00	0	51	0.16	3	0	0.00	0	64	0.16
9600	0	23	0.00	0	25	0.16	2	1	0.00	0	32	-1.36
19200	0	11	0.00	0	12	0.16	2	0	0.00	0	15	1.73
31250	—	—	—	0	7	0.00	0	9	-1.70	0	9	0.00
38400	0	5	0.00	—	—	—	0	7	0.00	0	7	1.73

Table 15.4 Relation between n and Clock

n	Clock	SMR Setting	
		CKS1	CKS0
0	ϕ	0	0
0	$\phi_W/2^{*1}/\phi_W^{*2}$	0	1
2	$\phi/16$	1	0
3	$\phi/64$	1	1

Notes: 1. $\phi_W/2$ clock in active (medium-speed/high-speed) mode and sleep (medium-speed/high-speed) mode

2. ϕ_W clock in subactive mode and subsleep mode

In subactive or subsleep mode, the SCI3 can be operated only when CPU clock is $\phi_W/2$.

Table 15.5 Maximum Bit Rate for Each Frequency (Asynchronous Mode)

OSC (MHz)	Maximum Bit Rate (bit/s)	Setting	
		n	N
		0	0
0.0384	1200	0	0
2	62500	0	0
2.097152	65535	0	0
2.4576	76800	0	0
3	93750	0	0
3.6864	115200	0	0
4	125000	0	0
4.9152	153595	0	0
5	156250	0	0
6	187500	0	0
6.144	192000	0	0
7.3728	230400	0	0
8	250000	0	0
9.8304	307200	0	0
10	312500	0	0

Note: * When CKS1 = 0 and CKS0 = 1 in SMR

Table 15.6 BRR Settings for Various Bit Rates (Clocked Synchronous Mode) (1)

OSC	32.8 kHz			38.4 kHz			2 MHz		
Bit Rate (bit/s)	n	N	Error (%)	n	N	Error (%)	n	N	Error (%)
200	0	40	0.00	0	47	0.00	2	155	0.16
250	0	32	-0.61	0	37	1.05	2	124	0.00
300	0	26	1.23	0	31	0.00	2	103	0.16
500	0	15	2.50	0	18	1.05	2	62	-0.79
1k	0	7	2.50	—	—	—	2	30	0.81
2.5k	—	—	—	—	—	—	0	199	0.00
5k	—	—	—	—	—	—	0	99	0.00
10k	—	—	—	—	—	—	0	49	0.00
25k	—	—	—	—	—	—	0	19	0.00
50k	—	—	—	—	—	—	0	9	0.00
100k	—	—	—	—	—	—	0	4	0.00
250k	—	—	—	—	—	—	0	1	0.00
500k	—	—	—	—	—	—	0*	0*	0.00*
1M	—	—	—	—	—	—	—	—	—

Note: * Continuous transmission/reception is not possible.

Table 15.6 BRR Settings for Various Bit Rates (Clocked Synchronous Mode) (2)

OSC	4 MHz			8 MHz			10 MHz		
Bit Rate (bit/s)	n	N	Error (%)	n	N	Error (%)	n	N	Error (%)
200	3	77	0.16	3	155	0.16	3	194	0.16
250	2	249	0.00	3	124	0.00	3	155	0.16
300	2	207	0.16	3	103	0.16	3	129	0.16
500	2	124	0.00	2	249	0.00	3	77	0.16
1k	2	62	−0.79	2	124	0.00	2	155	0.16
2.5k	2	24	0.00	2	49	0.00	2	62	−0.79
5k	0	199	0.00	2	24	0.00	2	30	0.81
10k	0	99	0.00	0	199	0.00	2	249	0.00
25k	0	39	0.00	0	79	0.00	0	99	0.00
50k	0	19	0.00	0	39	0.00	0	49	0.00
100k	0	9	0.00	0	19	0.00	0	24	0.00
250k	0	3	0.00	0	7	0.00	0	9	0.00
500k	0	1	0.00	0	3	0.00	0	4	0.00
1M	0*	0*	0.00*	0	1	0.00	—	—	—

Note: * Continuous transmission/reception is not possible.

The value set in BRR is given by the following formula:

$$N = \frac{\text{OSC}}{4 \times 2^{2n} \times B} - 1$$

B: Bit rate (bit/s)

N: BRR setting for baud rate generator ($0 \leq N \leq 255$)

OSC: Value of ϕ_{osc} (Hz)

n: Baud rate generator input clock number ($n = 0, 2, \text{ or } 3$)
(The relation between n and the clock is shown in table 15.7.)

Table 15.7 Relation between n and Clock

n	Clock	SMR Setting	
		CKS1	CKS0
0	ϕ	0	0
0	$\phi_W/2^{*1}/\phi_W^{*2}$	0	1
2	$\phi/16$	1	0
3	$\phi/64$	1	1

Notes: 1. $\phi_W/2$ clock in active (medium-speed/high-speed) mode and sleep (medium-speed/high-speed) mode

2. ϕ_W clock in subactive or subsleep mode

In subactive or subsleep mode, the SCI3_1 and SCI3_2 can be operated only when CPU clock is $\phi_W/2$.

15.3.9 Serial Port Control Register (SPCR)

SPCR selects the functions of the TXD32 and TXD31 pins.

Bit	Bit Name	Initial Value	R/W	Description
7	—	1	—	Reserved
6	—	1	—	These bits are always read as 1 and cannot be modified.
5	SPC32	0	R/W	P32/TXD33 Pin Function Switch Selects whether pin P32/TXD32 is used as P32 or as TXD32. 0: P32 I/O pin 1: TXD32 output pin Set the TE32 bit in SCR32 after setting this bit to 1.
4	SPC31	0	R/W	P42/TXD31 Pin Function Switch Selects whether pin P42/TXD31 is used as P42 or as TXD31. 0: P42 I/O pin 1: TXD31 output pin Set the TE bit in SCR after setting this bit to 1.

Bit	Bit Name	Initial Value	R/W	Description
3	SCINV3	0	R/W	TXD32 Pin Output Data Inversion Switch Selects whether output data of the TXD32 pin is inverted or not. 0: Output data of TXD32 pin is not inverted. 1: Output data of TXD32 pin is inverted.
2	SCINV2	0	R/W	TXD32 Pin Input Data Inversion Switch Selects whether input data of the TXD32 pin is inverted or not. 0: Output data of TXD32 pin is not inverted. 1: Output data of TXD32 pin is inverted.
1	SCINV1	0	R/W	TXD31 Pin Output Data Inversion Switch Selects whether output data of the TXD31 pin is inverted or not. 0: Output data of TXD31 pin is not inverted. 1: Output data of TXD31 pin is inverted.
0	SCINV0	0	R/W	RXD31 Pin Input Data Inversion Switch Selects whether input data of the RXD31 pin is inverted or not. 0: Input data of RXD31 pin is not inverted. 1: Input data of RXD31 pin is inverted.

Note: When the serial port control register is modified, the data being input or output up to that point is inverted immediately after the modification, and an invalid data change is input or output. When modifying the serial port control register, modification must be made in a state in which data changes are invalidated.

15.3.10 IrDA Control Register (IrCR)

IrCR controls the IrDA operation of the SCI3_1.

Bit	Bit Name	Initial Value	R/W	Description
7	IrE	0	R/W	IrDA Enable Selects whether the SCI3_1 I/O pins function as the SCI or IrDA. 0: TXD31/IrTXD or RXD31/IrRXD pin functions as TXD31 or RXD31 1: TXD31/IrTXD or RXD31/IrRXD pin functions as IrTXD or IrRXD
6	IrCKS2	0	R/W	IrDA Clock Select
5	IrCKS1	0	R/W	If the IrDA function is enabled, these bits set the high-pulse width when encoding the IrTXD output pulse. 000: Bit rate $\times 3/16$ 001: $\phi/2$ 010: $\phi/4$ 011: $\phi/8$ 100: $\phi/16$ 101: Setting prohibited 11x: Setting prohibited
4	IrCKS0	0	R/W	
3 to 0	—	0	—	Reserved These bits are always read as 0 and cannot be modified.

[Legend] x: Don't care.

15.4 Operation in Asynchronous Mode

Figure 15.2 shows the general format for asynchronous serial communication. One frame consists of a start bit (low level), followed by data (in LSB-first order), a parity bit (high or low level), and finally stop bits (high level). In asynchronous mode, synchronization is performed at the falling edge of the start bit during reception. The data is sampled on the 8th pulse of a clock with a frequency 16 times the bit period, so that the transfer data is latched at the center of each bit. Inside the SCI3, the transmitter and receiver are independent units, enabling full duplex. Both the transmitter and the receiver also have a double-buffered structure, so data can be read or written during transmission or reception, enabling continuous data transfer. Table 15.8 shows the 16 data transfer formats that can be set in asynchronous mode. The format is selected by the settings in SMR as shown in table 15.9.




Figure 15.2 Data Format in Asynchronous Communication

15.4.1 Clock

Either an internal clock generated by the on-chip baud rate generator or an external clock input at the SCK31 (SCK32) pin can be selected as the SCI3's serial clock source, according to the setting of the COM bit in SMR and the CKE0 and CKE1 bits in SCR. When an external clock is input at the SCK31 (SCK32) pin, the clock frequency should be 16 times the bit rate used. For details on selection of the clock source, see table 15.10. When the SCI3 is operated on an internal clock, the clock can be output from the SCK31 (SCK32) pin. The frequency of the clock output in this case is equal to the bit rate, and the phase is such that the rising edge of the clock is in the middle of the transfer data, as shown in figure 15.3.




Figure 15.3 Relationship between Output Clock and Transfer Data Phase (Asynchronous Mode) (Example with 8-Bit Data, Parity, Two Stop Bits)

Table 15.8 Data Transfer Formats (Asynchronous Mode)

SMR				Serial Data Transfer Format and Frame Length											
CHR	PE	MP	STOP	1	2	3	4	5	6	7	8	9	10	11	12
0	0	0	0	START	8-bit data								STOP		
0	0	0	1	START	8-bit data								STOP	STOP	
0	0	1	0	START	8-bit data								MPB	STOP	
0	0	1	1	START	8-bit data								MPB	STOP	STOP
0	1	0	0	START	8-bit data								P	STOP	
0	1	0	1	START	8-bit data								P	STOP	STOP
0	1	1	0	START	5-bit data					STOP					
0	1	1	1	START	5-bit data					STOP	STOP				
1	0	0	0	START	7-bit data							STOP			
1	0	0	1	START	7-bit data							STOP	STOP		
1	0	1	0	START	7-bit data							MPB	STOP		
1	0	1	1	START	7-bit data							MPB	STOP	STOP	
1	1	0	0	START	7-bit data							P	STOP		
1	1	0	1	START	7-bit data							P	STOP	STOP	
1	1	1	0	START	5-bit data				P	STOP					
1	1	1	1	START	5-bit data				P	STOP	STOP				

[Legend]

START: Start bit

STOP: Stop bit

P: Parity bit

MPB: Multiprocessor bit

Table 15.9 SMR Settings and Corresponding Data Transfer Formats

SMR					Mode	Data Transfer Format								
Bit 7 COM	Bit 6 CHR	Bit 2 MP	Bit 5 PE	Bit 3 STOP		Data Length	Multiprocessor Bit	Parity Bit	Stop Bit Length					
0	0	0	0	0	Asynchron- ous mode	8-bit data	No	No	1 bit					
				1					2 bits					
				1					0	Yes	1 bit			
									1		2 bits			
			1	0		0		7-bit data	No	1 bit				
										1	2 bits			
										1	0	Yes	1 bit	
											1		2 bits	
	0	1	0	0	8-bit data	Yes	No	1 bit						
								1	2 bits					
								1	0	5-bit data	No	1 bit		
									1			2 bits		
			1	0			0	7-bit data	Yes	1 bit				
										1	2 bits			
										1	0	5-bit data	No	1 bit
											1			2 bits
1	0	0	5-bit data	No	Yes	1 bit								
					1	2 bits								
1	0	0	5-bit data	No	Yes	1 bit								
					1	2 bits								
1	0	0	5-bit data	No	Yes	1 bit								
					1	2 bits								
1	0	0	5-bit data	No	Yes	1 bit								
					1	2 bits								
1	0	0	5-bit data	No	Yes	1 bit								
					1	2 bits								
1	0	0	5-bit data	No	Yes	1 bit								
					1	2 bits								
1	0	0	5-bit data	No	Yes	1 bit								
					1	2 bits								
1	0	0	5-bit data	No	Yes	1 bit								
					1	2 bits								
1	0	0	5-bit data	No	Yes	1 bit								
					1	2 bits								
1	0	0	5-bit data	No	Yes	1 bit								
					1	2 bits								
1	0	0	5-bit data	No	Yes	1 bit								
					1	2 bits								
1	0	0	5-bit data	No	Yes	1 bit								
					1	2 bits								
1	0	0	5-bit data	No	Yes	1 bit								
					1	2 bits								
1	0	0	5-bit data	No	Yes	1 bit								
					1	2 bits								
1	0	0	5-bit data	No	Yes	1 bit								
					1	2 bits								
1	0	0	5-bit data	No	Yes	1 bit								
					1	2 bits								
1	0	0	5-bit data	No	Yes	1 bit								
					1	2 bits								
1	0	0	5-bit data	No	Yes	1 bit								
					1	2 bits								
1	0	0	5-bit data	No	Yes	1 bit								
					1	2 bits								
1	0	0	5-bit data	No	Yes	1 bit								
					1	2 bits								
1	0	0	5-bit data	No	Yes	1 bit								
					1	2 bits								
1	0	0	5-bit data	No	Yes	1 bit								
					1	2 bits								
1	0	0	5-bit data	No	Yes	1 bit								
					1	2 bits								
1	0	0	5-bit data	No	Yes	1 bit								
					1	2 bits								
1	0	0	5-bit data	No	Yes	1 bit								
					1	2 bits								
1	0	0	5-bit data	No	Yes	1 bit								
					1	2 bits								
1	0	0	5-bit data	No	Yes	1 bit								
					1	2 bits								
1	0	0	5-bit data	No	Yes	1 bit								
					1	2 bits								
1	0	0	5-bit data	No	Yes	1 bit								
					1	2 bits								
1	0	0	5-bit data	No	Yes	1 bit								
					1	2 bits								
1	0	0	5-bit data	No	Yes	1 bit								
					1	2 bits								
1	0	0	5-bit data	No	Yes	1 bit								
					1	2 bits								
1	0	0	5-bit data	No	Yes	1 bit								
					1	2 bits								
1	0	0	5-bit data	No	Yes	1 bit								
					1	2 bits								
1	0	0	5-bit data	No	Yes	1 bit								
					1	2 bits								
1	0	0	5-bit data	No	Yes	1 bit								
					1	2 bits								
1	0	0	5-bit data	No	Yes	1 bit								
					1	2 bits								
1	0	0	5-bit data	No	Yes	1 bit								
					1	2 bits								
1	0	0	5-bit data	No	Yes	1 bit								
					1	2 bits								
1	0	0	5-bit data	No	Yes	1 bit								
					1	2 bits								
1	0	0	5-bit data	No	Yes	1 bit								
					1	2 bits								
1	0	0	5-bit data	No	Yes	1 bit								
					1	2 bits								
1	0	0	5-bit data	No	Yes	1 bit								
					1	2 bits								
1	0	0	5-bit data	No	Yes	1 bit								
					1	2 bits								
1	0	0	5-bit data	No	Yes	1 bit								
					1	2 bits								
1	0	0	5-bit data	No	Yes	1 bit								
					1	2 bits								
1	0	0	5-bit data	No	Yes	1 bit								
					1	2 bits								
1	0	0	5-bit data	No	Yes	1 bit								
					1	2 bits								
1	0	0	5-bit data	No	Yes	1 bit								
					1	2 bits								
1	0	0	5-bit data	No	Yes	1 bit								
					1	2 bits								
1	0	0	5-bit data	No	Yes	1 bit								
					1	2 bits								
1	0	0	5-bit data	No	Yes	1 bit								
					1	2 bits								
1	0	0	5-bit data	No	Yes	1 bit								
					1	2 bits								
1	0	0	5-bit data	No	Yes	1 bit								
					1	2 bits								
1	0	0	5-bit data	No	Yes	1 bit								
					1	2 bits								
1	0	0	5-bit data	No	Yes	1 bit								
					1	2 bits								

[Legend] *: Don't care.

Table 15.10 SMR and SCR Settings and Clock Source Selection

SMR		SCR		Transmit/Receive Clock	
Bit 7	Bit 1	Bit 0			
COM	CKE1	CKE0	Mode	Clock Source	SCK Pin Function
0	0	0	Asynchronous mode	Internal	I/O port (SCK31 or SCK32 pin not used)
		1			Outputs clock with same frequency as bit rate
	1	0		External	Inputs clock with frequency 16 times bit rate
1	0	0	Clock synchronous mode	Internal	Outputs serial clock
	1	0		External	Inputs serial clock
0	1	1	Reserved (Do not specify these combinations)		
1	0	1			
1	1	1			

15.4.2 SCI3 Initialization

Follow the flowchart as shown in figure 15.4 to initialize the SCI3. When the TE bit is cleared to 0, the TDRE flag is set to 1. Note that clearing the RE bit to 0 does not initialize the contents of the RDRF, PER, FER, and OER flags, or the contents of RDR. When the external clock is used in asynchronous mode, the clock must be supplied even during initialization. When the external clock is used in clocked synchronous mode, the clock must not be supplied during initialization.




Figure 15.4 Sample SCI3 Initialization Flowchart

15.4.3 Data Transmission

Figure 15.5 shows an example of operation for transmission in asynchronous mode. In transmission, the SCI3 operates as described below.

1. The SCI3 monitors the TDRE flag in SSR. If the flag is cleared to 0, the SCI3 recognizes that data has been written to TDR, and transfers the data from TDR to TSR.
2. After transferring data from TDR to TSR, the SCI3 sets the TDRE flag to 1 and starts transmission. If the TIE bit in SCR is set to 1 at this time, a TXI31 (TXI32) interrupt request is generated. Continuous transmission is possible because the TXI31 (TXI32) interrupt routine writes next transmit data to TDR before transmission of the current transmit data has been completed.
3. The SCI3 checks the TDRE flag at the timing for sending the stop bit.
4. If the TDRE flag is 0, the data is transferred from TDR to TSR, the stop bit is sent, and then serial transmission of the next frame is started.
5. If the TDRE flag is 1, the TEND flag in SSR is set to 1, the stop bit is sent, and then the “mark state” is entered, in which 1 is output. If the TEIE bit in SCR is set to 1 at this time, a TEI interrupt request is generated.
6. Figure 15.6 shows a sample flowchart for transmission in asynchronous mode.





Figure 15.5 Example SCI3 Operation in Transmission in Asynchronous Mode (8-Bit Data, Parity, One Stop Bit)



- [1] Read SSR and check that the TDRE flag is set to 1, then write transmit data to TDR. When data is written to TDR, the TDRE flag is automatically cleared to 0.
(After the TE bit is set to 1, one frame of 1 is output, then transmission is possible.)
- [2] To continue serial transmission, read 1 from the TDRE flag to confirm that writing is possible, then write data to TDR. When data is written to TDR, the TDRE flag is automatically cleared to 0.
- [3] To output a break in serial transmission, after setting PCR to 1 and PDR to 0, clear the TE bit in SCR to 0.

Figure 15.6 Sample Serial Transmission Flowchart (Asynchronous Mode)

15.4.4 Serial Data Reception

Figure 15.7 shows an example of operation for reception in asynchronous mode. In serial reception, the SCI operates as described below.

1. The SCI3 monitors the communication line. If a start bit is detected, the SCI3 performs internal synchronization, receives data in RSR, and checks the parity bit and stop bit.
 - Parity check
The SCI3 checks that the number of 1 bits in the receive data conforms to the parity (odd or even) set in bit PM in the serial mode register (SMR).
 - Stop bit check
The SCI3 checks that the stop bit is 1. If two stop bits are used, only the first is checked.
 - Status check
The SCI3 checks that bit RDRF is set to 0, indicating that the receive data can be transferred from RSR to RDR.
2. If an overrun error occurs (when reception of the next data is completed while the RDRF flag is still set to 1), the OER bit in SSR is set to 1. If the RIE bit in SCR is set to 1 at this time, an ERI31 (ERI32) interrupt request is generated. Receive data is not transferred to RDR.
3. If a parity error is detected, the PER bit in SSR is set to 1 and receive data is transferred to RDR. If the RIE bit in SCR is set to 1 at this time, an ERI31 (ERI32) interrupt request is generated.
4. If a framing error is detected (when the stop bit is 0), the FER bit in SSR is set to 1 and receive data is transferred to RDR. If the RIE bit in SCR is set to 1 at this time, an ERI31 (ERI32) interrupt request is generated.
5. If reception is completed successfully, the RDRF bit in SSR is set to 1, and receive data is transferred to RDR. If the RIE bit in SCR is set to 1 at this time, an RXI31 (RXI32) interrupt request is generated. Continuous reception is possible because the RXI31 (RXI32) interrupt routine reads the receive data transferred to RDR before reception of the next receive data has been completed.





Figure 15.7 Example SCI3 Operation in Reception in Asynchronous Mode (8-Bit Data, Parity, One Stop Bit)

Table 15.11 shows the states of the SSR status flags and receive data handling when a receive error is detected. If a receive error is detected, the RDRF flag retains its state before receiving data. Reception cannot be resumed while a receive error flag is set to 1. Accordingly, clear the OER, FER, PER, and RDRF bits to 0 before resuming reception. Figure 15.8 shows a sample flowchart for serial data reception.

Table 15.11 SSR Status Flags and Receive Data Handling

SSR Status Flag				Receive Data	Receive Error Type
RDRF*	OER	FER	PER		
1	1	0	0	Lost	Overrun error
0	0	1	0	Transferred to RDR	Framing error
0	0	0	1	Transferred to RDR	Parity error
1	1	1	0	Lost	Overrun error + framing error
1	1	0	1	Lost	Overrun error + parity error
0	0	1	1	Transferred to RDR	Framing error + parity error
1	1	1	1	Lost	Overrun error + framing error + parity error

Note: * The RDRF flag retains the state it had before data reception. However, note that if RDR is read after an overrun error has occurred in a frame because reading of the receive data in the previous frame was delayed, the RDRF flag will be cleared to 0.



- [1] Read the OER, PER, and FER flags in SSR to identify the error. If a receive error occurs, perform the appropriate error processing.
- [2] Read SSR and check that RDRF = 1, then read the receive data in RDR. The RDRF flag is cleared automatically.
- [3] To continue serial reception, before the stop bit for the current frame is received, read the RDRF flag and read RDR. The RDRF flag is cleared automatically.
- [4] If a receive error occurs, read the OER, PER, and FER flags in SSR to identify the error. After performing the appropriate error processing, ensure that the OER, PER, and FER flags are all cleared to 0. Reception cannot be resumed if any of these flags are set to 1. In the case of a framing error, a break can be detected by reading the value of the input port corresponding to the RXD31 (RXD32) pin.

Figure 15.8 Sample Serial Data Reception Flowchart (Asynchronous Mode) (1)




Figure 15.8 Sample Serial Data Reception Flowchart (Asynchronous Mode) (2)

15.5 Operation in Clocked Synchronous Mode

Figure 15.9 shows the general format for clocked synchronous communication. In clocked synchronous mode, data is transmitted or received synchronous with clock pulses. A single character in the transmit data consists of the 8-bit data starting from the LSB. In clocked synchronous serial communication, data on the transmission line is output from one falling edge of the serial clock to the next. In clocked synchronous mode, the SCI3 receives data in synchronous with the rising edge of the serial clock. After 8-bit data is output, the transmission line holds the MSB state. In clocked synchronous mode, no parity or multiprocessor bit is added. Inside the SCI3, the transmitter and receiver are independent units, enabling full-duplex communication through the use of a common clock. Both the transmitter and the receiver also have a double-buffered structure, so data can be read or written during transmission or reception, enabling continuous data transfer.




Figure 15.9 Data Format in Clocked Synchronous Communication

15.5.1 Clock

Either an internal clock generated by the on-chip baud rate generator or an external synchronization clock input at the SCK31 (SCK32) pin can be selected, according to the setting of the COM bit in SMR and CKE0 and CKE1 bits in SCR. When the SCI3 is operated on an internal clock, the serial clock is output from the SCK31 (SCK32) pin. Eight serial clock pulses are output in the transfer of one character, and when no transfer is performed the clock is fixed high.

15.5.2 SCI3 Initialization

Before transmitting and receiving data, the SCI3 should be initialized as described in a sample flowchart in figure 15.4.

15.5.3 Serial Data Transmission

Figure 15.10 shows an example of SCI3 operation for transmission in clocked synchronous mode. In serial transmission, the SCI3 operates as described below.

1. The SCI3 monitors the TDRE flag in SSR, and if the flag is 0, the SCI recognizes that data has been written to TDR, and transfers the data from TDR to TSR.
2. The SCI3 sets the TDRE flag to 1 and starts transmission. If the TIE bit in SCR is set to 1 at this time, a TXI31 (TXI32) interrupt request is generated.
3. 8-bit data is sent from the TXD31 (TXD32) pin synchronized with the output clock when output clock mode has been specified, and synchronized with the input clock when use of an external clock has been specified. Serial data is transmitted sequentially from the LSB (bit 0), from the TXD31 (TXD32) pin.
4. The SCI checks the TDRE flag at the timing for sending the MSB (bit 7).
5. If the TDRE flag is cleared to 0, data is transferred from TDR to TSR, and serial transmission of the next frame is started.
6. If the TDRE flag is set to 1, the TEND flag in SSR is set to 1, and the TDRE flag maintains the output state of the last bit. If the TEIE bit in SCR is set to 1 at this time, a TEI31 (TEI32) interrupt request is generated.
7. The SCK31 (SCK32) pin is fixed high.

Figure 15.11 shows a sample flowchart for serial data transmission. Even if the TDRE flag is cleared to 0, transmission will not start while a receive error flag (OER, FER, or PER) is set to 1. Make sure that the receive error flags are cleared to 0 before starting transmission.





Figure 15.10 Example of SCI3 Operation in Transmission in Clocked Synchronous Mode



- [1] Read SSR and check that the TDRE flag is set to 1, then write transmit data to TDR. When data is written to TDR, the TDRE flag is automatically cleared to 0. When clock output is selected and data is written to TDR, clocks are output to start the data transmission.
- [2] To continue serial transmission, be sure to read 1 from the TDRE flag to confirm that writing is possible, then write data to TDR. When data is written to TDR, the TDRE flag is automatically cleared to 0.

Figure 15.11 Sample Serial Transmission Flowchart (Clocked Synchronous Mode)

15.5.4 Serial Data Reception (Clocked Synchronous Mode)

Figure 15.12 shows an example of SCI3 operation for reception in clocked synchronous mode. In serial reception, the SCI3 operates as described below.

1. The SCI3 performs internal initialization synchronous with a synchronous clock input or output, starts receiving data.
2. The SCI3 stores the received data in RSR.
3. If an overrun error occurs (when reception of the next data is completed while the RDRF flag in SSR is still set to 1), the OER bit in SSR is set to 1. If the RIE bit in SCR is set to 1 at this time, an ERI31 (ERI32) interrupt request is generated, receive data is not transferred to RDR, and the RDRF flag remains to be set to 1.
4. If reception is completed successfully, the RDRF bit in SSR is set to 1, and receive data is transferred to RDR. If the RIE bit in SCR is set to 1 at this time, an RXI31 (RXI32) interrupt request is generated.





Figure 15.12 Example of SCI3 Reception Operation in Clocked Synchronous Mode

Reception cannot be resumed while a receive error flag is set to 1. Accordingly, clear the OER, FER, PER, and RDRF bits to 0 before resuming reception. Figure 15.13 shows a sample flowchart for serial data reception.



- [1] Read the OER flag in SSR to determine if there is an error. If an overrun error has occurred, execute overrun error processing.
- [2] Read SSR and check that the RDRF flag is set to 1, then read the receive data in RDR. When data is read from RDR, the RDRF flag is automatically cleared to 0.
- [3] To continue serial reception, before the MSB (bit 7) of the current frame is received, reading the RDRF flag and reading RDR should be finished. When data is read from RDR, the RDRF flag is automatically cleared to 0.
- [4] If an overrun error occurs, read the OER flag in SSR, and after performing the appropriate error processing, clear the OER flag to 0. Reception cannot be resumed if the OER flag is set to 1.

Figure 15.13 Sample Serial Reception Flowchart (Clocked Synchronous Mode)

15.5.5 Simultaneous Serial Data Transmission and Reception

Figure 15.14 shows a sample flowchart for simultaneous serial transmit and receive operations. The following procedure should be used for simultaneous serial data transmit and receive operations. To switch from transmit mode to simultaneous transmit and receive mode, after checking that the SCI3 has finished transmission and the TDRE and TEND flags are set to 1, clear TE to 0. Then simultaneously set TE and RE to 1 with a single instruction. To switch from receive mode to simultaneous transmit and receive mode, after checking that the SCI3 has finished reception, clear RE to 0. Then after checking that the RDRF and receive error flags (OER, FER, and PER) are cleared to 0, simultaneously set TE and RE to 1 with a single instruction.





Figure 15.14 Sample Flowchart of Simultaneous Serial Transmit and Receive Operations (Clocked Synchronous Mode)

15.6 Multiprocessor Communication Function

Use of the multiprocessor communication function enables data transfer between a number of processors sharing communication lines by asynchronous serial communication using the multiprocessor format, in which a multiprocessor bit is added to the transfer data. When multiprocessor communication is performed, each receiving station is addressed by a unique ID code. The serial communication cycle consists of two component cycles; an ID transmission cycle that specifies the receiving station, and a data transmission cycle. The multiprocessor bit is used to differentiate between the ID transmission cycle and the data transmission cycle. If the multiprocessor bit is 1, the cycle is an ID transmission cycle; if the multiprocessor bit is 0, the cycle is a data transmission cycle. Figure 15.15 shows an example of inter-processor communication using the multiprocessor format. The transmitting station first sends the ID code of the receiving station with which it wants to perform serial communication as data with a 1 multiprocessor bit added. It then sends transmit data as data with a 0 multiprocessor bit added. When data with a 1 multiprocessor bit is received, the receiving station compares that data with its own ID. The station whose ID matches then receives the data sent next. Stations whose IDs do not match continue to skip data until data with a 1 multiprocessor bit is again received.

The SCI3 uses the MPID bit in SCR to implement this function. When the MPID bit is set to 1, transfer of receive data from RSR to RDR, error flag detection, and setting the SSR status flags, RDRF, FER, and OER to 1, are inhibited until data with a 1 multiprocessor bit is received. On reception of a receive character with a 1 multiprocessor bit, the MPBR bit in SSR is set to 1 and the MPID bit is automatically cleared, thus normal reception is resumed. If the RIE bit in SCR is set to 1 at this time, an RXI31 (RXI32) interrupt is generated.

When the multiprocessor format is selected, the parity bit setting is rendered invalid. All other bit settings are the same as those in normal asynchronous mode. The clock used for multiprocessor communication is the same as that in normal asynchronous mode.



**Figure 15.15 Example of Communication Using Multiprocessor Format
(Transmission of Data H'AA to Receiving Station A)**

15.6.1 Multiprocessor Serial Data Transmission

Figure 15.16 shows a sample flowchart for multiprocessor serial data transmission. For an ID transmission cycle, set the MPBT bit in SSR to 1 before transmission. For a data transmission cycle, clear the MPBT bit in SSR to 0 before transmission. All other SCI3 operations are the same as those in asynchronous mode.




Figure 15.16 Sample Multiprocessor Serial Transmission Flowchart

15.6.2 Multiprocessor Serial Data Reception

Figure 15.17 shows a sample flowchart for multiprocessor serial data reception. If the MPIE bit in SCR is set to 1, data is skipped until data with a 1 multiprocessor bit is received. On receiving data with a 1 multiprocessor bit, the receive data is transferred to RDR. An RXI31 (RXI32) interrupt request is generated at this time. All other SCI3 operations are the same as in asynchronous mode. Figure 15.18 shows an example of SCI3 operation for multiprocessor format reception.




Figure 15.17 Sample Multiprocessor Serial Reception Flowchart (1)






Figure 15.17 Sample Multiprocessor Serial Reception Flowchart (2)



(a) When data does not match this receiver's ID



(b) When data matches this receiver's ID

**Figure 15.18 Example of SCI3 Operation in Reception Using Multiprocessor Format
(Example with 8-Bit Data, Multiprocessor Bit, One Stop Bit)**

15.7 IrDA Operation

IrDA operation can be used with the SCI3_1. Figure 15.19 shows an IrDA block diagram.

If the IrDA function is enabled using the IrE bit in IrCR, the TXD31 and RXD31 pins in the SCI3_1 are allowed to encode and decode the waveform based on the IrDA standard version 1.0 (function as the IrTXD and IrRXD pins). Connecting these pins to the infrared data transceiver/receiver achieves infrared data communication based on the system defined by the IrDA standard version 1.0.

In the system defined by the IrDA standard version 1.0, communication is started at a transfer rate of 9600 bps, which can be modified as required. The IrDA interface provided by this LSI does not incorporate the capability of automatic modification of the transfer rate; the transfer rate must be modified through programming.




Figure 15.19 IrDA Block Diagram

15.7.1 Transmission

During transmission, the output signals from the SCI (UART frames) are converted to IR frames using the IrDA interface (see figure 15.20).

For serial data of level 0, a high-level pulse having a width of $\frac{3}{16}$ of the bit rate (1-bit interval) is output (initial setting). The high-level pulse can be selected using the IrCKS2 to IrCKS0 bits in IrCR.

The high-level pulse width is defined to be $1.41 \mu\text{s}$ at minimum and $(\frac{3}{16} + 2.5\%) \times \text{bit rate}$ or $(\frac{3}{16} \times \text{bit rate}) + 1.08 \mu\text{s}$ at maximum. For example, when the frequency of system clock ϕ is 10 MHz, a high-level pulse width of at least $2.82 \mu\text{s}$ to $3.2 \mu\text{s}$ can be specified.

For serial data of level 1, no pulses are output.




Figure 15.20 IrDA Transmission and Reception

15.7.2 Reception

During reception, IR frames are converted to UART frames using the IrDA interface before inputting to the SCI3_1.

Data of level 0 is output each time a high-level pulse is detected and data of level 1 is output when no pulse is detected in a bit cycle. If a pulse has a high-level width of less than 2.82 μs, the minimum width allowed, the pulse is recognized as level 0.

15.7.3 High-Level Pulse Width Selection

Table 15.12 shows possible settings for bits IrCKS2 to IrCKS0 (minimum pulse width), and this LSI's operating frequencies and bit rates, for making the pulse width shorter than 3/16 times the bit rate in transmission.

Table 15.12 IrCKS2 to IrCKS0 Bit Settings

Operating Frequency ϕ (MHz)	Bit Rate (bps) (Upper Row) / Bit Interval $\times$ 3/16 (μ s) (Lower Row)			
	2400	9600	19200	38400
78.13	78.13	19.53	9.77	4.88
2	010	010	010	010
2.097152	010	010	010	010
2.4576	010	010	010	010
3	011	011	011	011
3.6864	011	011	011	011
4.9152	011	011	011	011
5	011	011	011	011
6	100	100	100	100
6.144	100	100	100	100
7.3728	100	100	100	100
8	100	100	100	100
9.8304	100	100	100	100
10	100	100	100	100

15.8 Interrupt Requests

The SCI3 creates the following six interrupt requests: transmit end, transmit data empty, receive data full, and receive errors (overflow error, framing error, and parity error). Table 15.13 shows the interrupt sources.

Table 15.13 SCI3 Interrupt Requests

Interrupt Requests	Abbreviation	Interrupt Sources
Receive Data Full	RXI	Setting RDRF in SSR
Transmit Data Empty	TXI	Setting TDRE in SSR
Transmission End	TEI	Setting TEND in SSR
Receive Error	ERI	Setting OER, FER, and PER in SSR

Each interrupt request can be enabled or disabled by means of bits TIE and RIE in SCR.

When the TDRE bit in SSR is set to 1, a TXI31 (TXI32) interrupt is requested. When the TEND bit in SSR is set to 1, a TEI31 (TEI32) interrupt is requested. These two interrupts are generated during transmission.

The initial value of the TDRE flag in SSR is 1. Thus, when the TIE bit in SCR is set to 1 before transferring the transmit data to TDR, a TXI31 (TXI32) interrupt request is generated even if the transmit data is not ready. The initial value of the TEND flag in SSR is 1. Thus, when the TEIE bit in SCR is set to 1 before transferring the transmit data to TDR, a TEI31 (TEI32) interrupt request is generated even if the transmit data has not been sent. It is possible to make use of the most of these interrupt requests efficiently by transferring the transmit data to TDR in the interrupt routine. To prevent the generation of these interrupt requests (TXI31 and TEI31), set the enable bits (TIE and TEIE) that correspond to these interrupt requests to 1, after transferring the transmit data to TDR.

When the RDRF bit in SSR is set to 1, an RXI31 (RXI32) interrupt is requested, and if any of bits OER, PER, and FER is set to 1, an ERI31 (ERI32) interrupt is requested. These two interrupt requests are generated during reception.

The SCI3 can carry out continuous reception using an RXI31 (RXI32) and continuous transmission using a TXI31 (TXI32).

These interrupts are shown in table 15.14.

Table 15.14 Transmit/Receive Interrupts

Interrupt	Flags	Interrupt Request Conditions	Notes
RXI31 (RXI32)	RDRF RIE	When serial reception is performed normally and receive data is transferred from RSR to RDR, bit RDRF is set to 1, and if bit RIE is set to 1 at this time, an RXI31 (RXI32) is enabled and an interrupt is requested. (See figure 15.21 (a).)	The RXI31 (RXI32) interrupt routine reads the receive data transferred to RDR and clears bit RDRF to 0. Continuous reception can be performed by repeating the above operations until reception of the next RSR data is completed.
TXI31 (TXI32)	TDRE TIE	When TSR is found to be empty (on completion of the previous transmission) and the transmit data placed in TDR is transferred to TSR, bit TDRE is set to 1. If bit TIE is set to 1 at this time, a TXI31 (TXI32) is enabled and an interrupt is requested. (See figure 15.21 (b).)	The TXI31 (TXI32) interrupt routine writes the next transmit data to TDR and clears bit TDRE to 0. Continuous transmission can be performed by repeating the above operations until the data transferred to TSR has been transmitted.
TEI31 (TEI32)	TEND TEIE	When the last bit of the character in TSR is transmitted, if bit TDRE is set to 1, bit TEND is set to 1. If bit TEIE is set to 1 at this time, a TEI31 (TEI32) is enabled and an interrupt is requested. (See figure 15.21 (c).)	A TEI31 (TEI32) indicates that the next transmit data has not been written to TDR when the last bit of the transmit character in TSR is transmitted.




Figure 15.21 (a) RDRF Setting and RXI Interrupt




Figure 15.21 (b) TDRE Setting and TXI Interrupt




Figure 15.21 (c) TEND Setting and TEI Interrupt

15.9 Usage Notes

15.9.1 Break Detection and Processing

When framing error detection is performed, a break can be detected by reading the RXD31 (RXD32) pin value directly. In a break, the input from the RXD31 (RXD32) pin becomes all 0, setting the FER flag, and possibly the PER flag. Note that as the SCI3 continues the receive operation after receiving a break, even if the FER flag is cleared to 0, it will be set to 1 again.

15.9.2 Mark State and Break Sending

When TE is 0, the TXD31 (TXD32) pin is used as an I/O port whose direction (input or output) and level are determined by PCR and PDR. This can be used to set the TXD31 (TXD32) pin to mark state (high level) or send a break during serial data transmission. To maintain the communication line at mark state until TE is set to 1, set both PCR and PDR to 1. As TE is cleared to 0 at this point, the TXD31 (TXD32) pin becomes an I/O port, and 1 is output from the TXD31 (TXD32) pin. To send a break during serial transmission, first set PCR to 1 and PDR to 0, and then clear TE to 0. When TE is cleared to 0, the transmitter is initialized regardless of the current transmission state, the TXD31 (TXD32) pin becomes an I/O port, and 0 is output from the TXD31 (TXD32) pin.

15.9.3 Receive Error Flags and Transmit Operations (Clocked Synchronous Mode Only)

Transmission cannot be started when a receive error flag (OER, PER, or FER) is set to 1, even if the TDRE flag is cleared to 0. Be sure to clear the receive error flags to 0 before starting transmission. Note also that receive error flags cannot be cleared to 0 even if the RE bit is cleared to 0.

15.9.4 Receive Data Sampling Timing and Reception Margin in Asynchronous Mode

In asynchronous mode, the SCI3 operates on a basic clock with a frequency of 16 times the transfer rate. In reception, the SCI3 samples the falling edge of the start bit using the basic clock, and performs internal synchronization. Receive data is latched internally at the rising edge of the 8th pulse of the basic clock as shown in figure 15.22.

Thus, the reception margin in asynchronous mode is given by formula (1) below.

$$M = \left\{ \left(0.5 - \frac{1}{2N} \right) - \frac{D - 0.5}{N} - (L - 0.5) F \right\} \times 100(\%)$$

... Formula (1)

Where N: Ratio of bit rate to clock (N = 16)

D: Clock duty (D = 0.5 to 1.0)

L: Frame length (L = 9 to 12)

F: Absolute value of clock rate deviation

Assuming values of F (absolute value of clock rate deviation) = 0 and D (clock duty) = 0.5 in formula (1), the reception margin can be given by the formula.

$$M = \{ 0.5 - 1/(2 \times 16) \} \times 100 [\%] = 46.875\%$$

However, this is only the computed value, and a margin of 20% to 30% should be allowed for in system design.




Figure 15.22 Receive Data Sampling Timing in Asynchronous Mode

15.9.5 Note on Switching SCK31 (SCK32) Pin Function

If pin SCK31 (SCK32) is used as a clock output pin by the SCI3 in clocked synchronous mode and is then switched to a general input/output pin (a pin with a different function), the pin outputs a low level signal for half a system clock (ϕ) cycle immediately after it is switched.

This can be prevented by either of the following methods according to the situation.

(1) When SCK31 (SCK32) Function is Switched from Clock Output to Non Clock-Output

When stopping data transfer, issue one instruction to clear bits TE and RE to 0 and to set bits CKE1 and CKE0 in SCR to 1 and 0, respectively.

In this case, bit COM in SMR should be left 1. The above prevents the SCK31 (SCK32) pin from being used as a general input/output pin. To avoid an intermediate level of voltage from being applied to the SCK31 (SCK32) pin, the line connected to the SCK31 (SCK32) pin should be pulled up to the V_{cc} level via a resistor, or supplied with output from an external device.

(2) When SCK31 (SCK32) Function is Switched from Clock Output to General Input/Output

When stopping data transfer,

1. Issue one instruction to clear bits TE and RE to 0 and to set bits CKE1 and CKE0 in SCR to 1 and 0, respectively.
2. Clear bit COM in SMR to 0
3. Clear bits CKE1 and CKE0 in SCR to 0. Note that special care is also needed here to avoid an intermediate level of voltage from being applied to the SCK31 (SCK32) pin.

15.9.6 Relation between Writing to TDR and Bit TDRE

Bit TDRE in the serial status register (SSR) is a status flag that indicates that data for serial transmission has not been prepared in TDR. When data is written to TDR, bit TDRE is cleared to 0 automatically. When the SCI3 transfers data from TDR to TSR, bit TDRE is set to 1.

Data can be written to TDR irrespective of the state of bit TDRE, but if new data is written to TDR while bit TDRE is cleared to 0, the data previously stored in TDR will be lost if it has not yet been transferred to TSR. Accordingly, to ensure that serial transmission is performed dependably, you should first check that bit TDRE is set to 1, then write the transmit data to TDR only once (not two or more times).

15.9.7 Relation between RDR Reading and bit RDRF

In a receive operation, the SCI3 continually checks the RDRF flag. If bit RDRF is cleared to 0 when reception of one frame ends, normal data reception is completed. If bit RDRF is set to 1, this indicates that an overrun error has occurred.

When the contents of RDR are read, bit RDRF is cleared to 0 automatically. Therefore, if RDR is read more than once, the second and subsequent read operations will be performed while bit RDRF is cleared to 0. Note that, when an RDR read is performed while bit RDRF is cleared to 0, if the read operation coincides with completion of reception of a frame, the next frame of data may be read. This is shown in figure 15.23.




Figure 15.23 Relation between RDR Read Timing and Data

In this case, only a single RDR read operation (not two or more) should be performed after first checking that bit RDRF is set to 1. If two or more reads are performed, the data read the first time should be transferred to RAM, etc., and the RAM contents used. Also, ensure that there is sufficient margin in an RDR read operation before reception of the next frame is completed. To be precise in terms of timing, the RDR read should be completed before bit 7 is transferred in clocked synchronous mode, or before the STOP bit is transferred in asynchronous mode.

15.9.8 Transmit and Receive Operations when Making State Transition

Make sure that transmit and receive operations have completely finished before carrying out state transition processing.

15.9.9 Setting in Subactive or Subsleep Mode

In subactive or subsleep mode, the SCI3 can operate only when the CPU clock is $\phi_w/2$. The SA1 bit in SYSCR2 should be set to 1.

Section 16 Serial Communication Interface 4 (SCI4)

The serial communication interface 4 (SCI4) can handle clocked synchronous serial communication with the 8-bit buffer. The SCI4 is supported only by the F-ZTAT version. When the on-chip emulator debugger etc. is used, the SCK4, SI4, and SO4 pins in SCI4 are used by the system. Therefore the SCI4 is not available for the user.

16.1 Features

- Eight internal clocks ($\phi/1024$, $\phi/256$, $\phi/64$, $\phi/32$, $\phi/16$, $\phi/8$, $\phi/4$, $\phi/2$) or external clock can be selected as a clock source.
- Receive error detection: Overrun errors detected
- Four interrupt sources
Transmit-end, transmit-data-empty, receive-data-full, and overrun error
- Full-duplex communication capability
Buffering is used in both the transmitter and the receiver, enabling continuous transmission and continuous reception of serial data.
- When the on-chip emulator debugger etc. is not used, the SCI4 is available for the user.
- Use of module standby mode enables this module to be placed in standby mode independently when not used. (For details, refer to section 6.4, Module Standby Function.)

Figure 16.1 shows a block diagram of the SCI4.




Figure 16.1 Block Diagram of SCI4

16.2 Input/Output Pins

Table 16.1 shows the SCI4 pin configuration.

Table 16.1 Pin Configuration

Pin Name	Abbreviation	I/O	Function
SCI4 clock	SCK4	I/O	SCI4 clock input/output
SCI4 data input	SI4	Input	SCI4 receive data input
SCI4 data output	SO4	Output	SCI4 transmit data output

16.3 Register Descriptions

The SCI4 has the following registers.

- Serial control register 4 (SCR4)
- Serial control/status register 4 (SCSR4)
- Transmit data register 4 (TDR4)
- Receive data register 4 (RDR4)
- Shift Register 4 (SR4)

16.3.1 Serial Control Register 4 (SCR4)

SCR4 enables or disables interrupt requests and controls SCI4 transfer operations.

Bit	Bit Name	Initial Value	R/W	Description
7	TIE	0	R/W	Transmit Interrupt Enable Enables or disables a transmit data empty interrupt (TXI) request when serial transmit data is transferred from TDR4 to SR4 and the TDRE flag in SCSR4 is set to 1. TXI can be cleared by clearing the TDRE flag in SCSR4 to 0 after the flag is read as 1 or clearing this bit to 0. 0: Transmit data empty interrupt (TXI) request disabled 1: Transmit data empty interrupt (TXI) request enabled
6	RIE	0	R/W	Receive Interrupt Enable Enables or disables a receive data full interrupt (RXI) request and receive error interrupt (ERI) request when serial receive data is transferred from SR4 to RDR4 and the RDRF flag in SCSR4 is set to 1. RXI and ERI can be cleared by clearing the RDRF or ORER flag in SCSR4 to 0 after the flag is read as 1 or clearing this bit to 0. 0: Receive data full interrupt (RXI) request and receive error interrupt (ERI) request disabled 1: Receive data full interrupt (RXI) request and receive error interrupt (ERI) request enabled

Bit	Bit Name	Initial Value	R/W	Description
5	TEIE	0	R/W	Transmit End Interrupt Enable Enables or disables a transmit end interrupt (TEI) request when there is no valid transmit data in TDR4 during transmission of MSB data. TEI can be cleared by clearing the TEND flag in SCSR4 to 0 after the flag is read as 1 or clearing this bit to 0. 0: Transmit end interrupt (TEI) request disabled 1: Transmit end interrupt (TEI) request enabled
4	SOL	0	R/W	Extended Data Sets the output level of the SO4 pin. When this bit is read, the output level of the SO4 pin is read. The output of the SO4 pin retains the value of the last bit of transmit data after transmission is completed. However, if this bit is changed before or after transmission, the output level of the SO4 pin can be changed. When the output level of the SO4 pin is changed, the SOLP bit should be cleared to 0 and the MOV instruction should be used. Note that this bit should not be changed during transmission because incorrect operation may occur. [When reading] 0: The output level of the SO4 pin is low. 1: The output level of the SO4 pin is high. [When writing] 0: The output level of the SO4 pin is changed to low. 1: The output level of the SO4 pin is changed to high.
3	SOLP	1	R/W	SOL Write Protect Controls change of the output level of the SO4 pin due to the change of the SOL bit. When the output level of the SO4 pin is changed, the setting of SOL = 1 and SOLP = 0 or SOL = 0 and SOLP = 0 is made by the MOV instruction. This bit is always read as 1. 0: When writing, the output level is changed according to the value of the SOL pin. 1: When reading, this bit is always read as 1 and cannot be modified.

Bit	Bit Name	Initial Value	R/W	Description
2	SRES	0	R/W	Forcible Reset When the internal sequencer is forcibly initialized, 1 should be written to this bit. When 1 is written to this flag, the internal sequencer is forcibly reset and then this flag is automatically cleared to 0. Note that the values of the internal registers are retained. (The TDRE flag in SCSR4 is set to 1 and the RDRF, ORER, and TEND flags are cleared to 0. The TE and RE bits in SCR4 are cleared to 0.) 0: Normal operation 1: Internal sequencer is forcibly reset
1	TE	0	R/W	Transmit Enable Enables or disables start of the SCI4 serial transmission. When this bit is cleared to 0, the TERE flag in SCSR4 is fixed to 1. When transmit data is written to TDR4 while this bit is set to 1, the TDRE flag in SCSR4 is automatically cleared to 0 and serial data transmission is started. 0: Transmission disabled (SO4 pin functions as I/O port) 1: Transmission enabled (SO4 pin functions as transmit data pin)
0	RE	0	R/W	Receive Enable Enables or disables start of the SCI4 serial reception. Note that the RDRF and ORER flags in SCSR4 are not affected even if this bit is cleared to 0, and retain their previous state. Serial data reception is started when the synchronous clock input is detected while this bit is set to 1 (when an external clock is selected). When an internal clock is selected, the synchronous clock is output and serial data reception is started. 0: Reception disabled (SI4 pin functions as I/O port) 1: Reception enabled (SI4 pin functions as receive data pin)

16.3.2 Serial Control/Status Register 4 (SCSR4)

SCSR4 indicates the operating state and error state, selects the clock source, and controls the prescaler division ratio.

SCSR4 can be read from or written to by the CPU at any time. 1 cannot be written to flags TDRE, RDRF, ORER, and TEND. To clear these flags to 0, 1 should be read from them in advance.

Bit	Bit Name	Initial Value	R/W	Description
7	TDRE	1	R/(W)*	Transmit Data Empty Indicates that data is transferred from TDR4 to SR4 and the next serial transmit data can be written to TDR4. [Setting conditions] • When the TE bit in SCR4 is 0 • When data is transferred from TDR4 to SR4 and data can be written to TDR4 [Clearing conditions] • When 0 is written to TDRE after reading TDRE = 1 • When data is written to TDR4
6	RDRF	0	R/(W)*	Receive Data Full Indicates that the receive data is stored in RDR4. [Setting condition] • When serial reception ends normally and receive data is transferred from SR4 to RDR4 [Clearing conditions] • When 0 is written to RDRF after reading RDRF = 1 • When data is read from RDR4

Bit	Bit Name	Initial Value	R/W	Description
5	ORER	0	R/(W)*	Overrun Error Indicates that an overrun error occurs during reception and then abnormal termination occurs. In transfer mode, the output level of the SO4 pin is fixed to low while this flag is set to 1. When the RE bit in SCR4 is cleared to 0, the ORER flag is not affected and retains its previous state. When RDR4 retains the receive data it held before the overrun error occurred, and data received after the error is lost. Reception cannot be continued with the ORER flag set to 1, and transmission cannot be continued either. [Setting condition] - When the next serial reception is completed while RDRF = 1 [Clearing condition] - When 0 is written to ORER after reading ORER = 1
4	TEND	0	R/(W)*	Transmit End Indicates that the TDRE flag has been set to 1 at transmission of the last bit of transmit data. [Setting condition] - When TDRE = 1 at transmission of the last bit of transmit data [Clearing conditions] - When 0 is written to TEND after reading TEND = 1 - When data is written to TDR4 with an instruction
3	CKS3	1	R/W	Clock Source Select and Pin Function
2	CKS2	0	R/W	Select the clock source to be supplied and set the input/output for the SCK4 pin. The prescaler division ratio and transfer clock cycle when an internal clock is selected are shown in table 16.2. When an external clock is selected, the external clock cycle should be at least 4/φ.
1	CKS1	0	R/W	
0	CKS0	0	R/W	

Note: * Only 0 can be written to clear the flag.

Table 16.2 shows a prescaler division ratio and transfer clock cycle.

Table 16.2 Prescaler Division Ratio and Transfer Clock Cycle (Internal Clock)

Bit 3	Bit 2	Bit 1	Bit 0	Prescaler	Transfer Clock Cycle		Function	
CKS3	CKS2	CKS1	CKS0	Division Ratio	$\phi = 5 \text{ MHz}$	$\phi = 2.5 \text{ MHz}$	Clock Resource	Pin Function
0	0	0	0	$\phi/1024$	204.8 μs	409.6 μs	Internal clock	SCK4 output pin
0	0	0	1	$\phi/256$	51.2 μs	102.4 μs	Internal clock	SCK4 output pin
0	0	1	0	$\phi/64$	12.8 μs	25.6 μs	Internal clock	SCK4 output pin
0	0	1	1	$\phi/32$	6.4 μs	12.8 μs	Internal clock	SCK4 output pin
0	1	0	0	$\phi/16$	3.2 μs	6.4 μs	Internal clock	SCK4 output pin
0	1	0	1	$\phi/8$	1.6 μs	3.2 μs	Internal clock	SCK4 output pin
0	1	1	0	$\phi/4$	0.8 μs	1.6 μs	Internal clock	SCK4 output pin
0	1	1	1	$\phi/2$	—	0.8 μs	Internal clock	SCK4 output pin
1	0	0	0	—	—	—	I/O port (initial value)	
1	0	0	1	—	—	—	I/O port	
1	0	1	0	—	—	—	I/O port	
1	0	1	1	—	—	—	I/O port	
1	1	0	0	—	—	—	I/O port	
1	1	0	1	—	—	—	I/O port	
1	1	1	0	—	—	—	I/O port	
1	1	1	1	—	—	—	External clock	SCK4 input pin

16.3.3 Transmit Data Register 4 (TDR4)

TDR4 is an 8-bit register that stores data for serial transmission. When the SCI4 detects that SR4 is empty, it transfers the transmit data written in TDR4 to SR4 and starts serial transmission. If the next transmit data is written to TDR4 while serial data in SR4 is being transmitted, continuous serial transmission is possible. TDR4 can be read from or written to by the CPU at any time. TDR4 is initialized to H'FF.

16.3.4 Receive Data Register 4 (RDR4)

RDR4 is an 8-bit register that stores receive data. When the SCI4 has received one byte of serial data, it transfers the received serial data from SR4 to RDR4, where it is stored. Then receive operation is completed. After this, SR4 is receive-enabled. RDR4 cannot be written to by the CPU. RDR4 is initialized to H'00.

16.3.5 Shift Register 4 (SR4)

SR4 is a register that receives or transmits serial data. SR4 cannot be directly read from or written to by the CPU.

16.4 Operation

The SCI4 is a serial communication interface that transmits and receives data in synchronization with a clock pulse and is suitable for high-speed serial communication. The data transfer format is fixed to 8-bit data. The internal clock or external clock can be selected as a clock source. An overrun error during reception can be detected. The transmit and receive units are configured with double buffering mechanism. Since the mechanism enables to write data during transmission and to read data during reception, data is consecutively transmitted and received.

16.4.1 Clock

The eight internal clocks or an external clock can be selected as a transfer clock. When the external clock is selected, the SCK4 pin is a clock input pin. When the internal clock is selected, the SCK4 pin is a synchronous clock output pin. The synchronous clock is output eight pulses for 1-character transmission or reception. While neither transmission nor reception is being performed, the signal is fixed high.

When the internal clock or external clock is not selected according to the combination of the CKS3 to CKS0 bits in SCSR4, the SCK4 pin functions as an I/O port.

16.4.2 Data Transfer Format

Figure 16.2 shows the SCI4 transfer format.




Figure 16.2 Data Transfer Format

In clocked synchronous communication, data on the communication line is output from the falling edge to the next falling edge of the synchronous clock. The data is guaranteed to be settled at the rising edge of the synchronous clock. One character starts with the LSB and ends with the MSB. After transmitting the MSB, the communication line retains the MSB level.

The SCI4 latches data at the rising edge of the synchronous clock on reception. The data transfer format is fixed to 8-bit data. While transmission is stopped, the output level on the SO4 pin can be changed by the SOL setting in SCR4.

16.4.3 Data Transmission/Reception

Before data transmission and reception, clear the TE and RE bits in SCR4 to 0 and then initialize as the following procedure of figure 16.3.

Note: Before changing operating modes or communication format, the TE and RE bits must be cleared to 0. Clearing the TE bit to 0 sets the TDRE flag to 1. Note that clearing the RE bit to 0 does not affect the RDRF or ORER flag and the contents of RDR4.

When the external clock is used, the clock must not be supplied during operation including initialization.




Figure 16.3 Flowchart Example of SCI4 Initialization

16.4.4 Data Transmission

Figure 16.4 shows an example flowchart of data transmission. Data transmission should be performed as the following procedure after the SCI4 initialization.




Figure 16.4 Flowchart Example of Data Transmission

During transmission, the SCI4 operates as shown below.

1. The SCI4 sets the TE bit to 1 and clears the TDRE flag to 0 when transmit data is written to in TDR4 to transmit data from TDR4 to SR4. After that, the SCI4 sets the TDRE flag to 1 to start transmission. At this time, when the TIE bit in SCR4 is set to 1, a TXI is generated.
2. In clock output mode, the SCI4 outputs eight pulses of the synchronous clock. When the external clock is selected, the SCI4 outputs data in synchronization with the input clock.
3. Serial data is output from the LSB (bit 0) to MSB (bit 7) on pin SO4. The SCI4 checks the TDRE flag at the timing of outputting the MSB (bit 7).
4. When TDRE = 0, data in TDR4 is transmitted to SR4 and then the data of the next frame starts to be transmitted. When TDRE = 1, the SCI4 sets the TEND bit to 1 and holds the output level after transmitting the MSB (bit 7). At this time, when the TEIE bit in SCR4 is set to 1, a TEI is generated.
5. After the transmission, the output level on pin SCK4 is fixed high.

Note: Transmission cannot be performed when the error flag (ORER) which indicates the data reception status is set to 1. Before transmission, confirm that the ORER flag is cleared to 0.

Figure 16.5 shows the example of transmission operation.




Figure 16.5 Transmit Operation Example

16.4.5 Data Reception

Figure 16.6 shows an example flowchart of data reception. Data reception should be performed as the following procedure after the SCI4 initialization.




Figure 16.6 Flowchart Example of Data Reception

During reception, the SCI4 operates as shown below.

1. The SCI4 initialization is performed in synchronization with the synchronous clock input or output and starts reception.
2. The SCI4 stores received data from the LSB to MSB of SR4.
3. After reception, the SCI4 checks that $RDRF = 0$ and whether receive data is ready for being transferred from SR4 to RDR4.
4. When confirms that an overrun error has not occurred, the RDRF bit is set to 1 and the received data is stored in RDR4. At this time, when the RIE bit in SCR4 is set to 1, an RXI is generated. When an overrun error is detected by checking, the ORER flag is set to 1. The RDRF bit retains the previously set value. If the RIE bit in SCR4 is set to 1, an ERI is generated.
5. An overrun error is detected when the next data reception is completed with the RDRF bit in SCSR4 set to 1. The received data is not transferred from SR4 to RDR4.

Note: Reception cannot be performed when the error flag is set to 1. Before reception, confirm that the ORER and RDRF flags are cleared to 0.

Figure 16.7 shows an operation example of reception.




Figure 16.7 Receive Operation Example

16.4.6 Simultaneous Data Transmission and Reception

Figure 16.8 shows an example flowchart of simultaneous data transmission and reception. Simultaneous data transmission and reception should be performed as the following procedure after the SCI4 initialization.




Figure 16.8 Flowchart Example of Simultaneous Transmission and Reception

- Notes:
1. When switching from transmission to simultaneous data transmission and reception, confirm that the SCI4 completes transmission and both the TDRE and TEND bits are set to 1. After that, clear the TE bit to 0 and then set both the TE and RE bits to 1.
 2. When switching from reception to simultaneous data transmission and reception, confirm that the SCI4 completes reception and both the RDRF and ORER flags are cleared to 0 after clearing the RE bit to 0. After that, set both the TE and RE bits to 1.

16.5 Interrupt Sources

The SCI4 has four interrupt sources: transmit end, transmit data empty, receive data full, and receive error (overflow error).

Table 16.3 lists the descriptions of the interrupt sources.

Table 16.3 SCI4 Interrupt Sources

Abbreviation	Condition	Interrupt Source
RXI	RIE = 1	Receive data full (RDRF)
TXI	TIE = 1	Transmit data empty (TDRE)
TEI	TEIE = 1	Transmit end (TEND)
ERI	RIE = 1	Receive error (ORER)

The interrupt requests can be enabled/disabled by the TIE and RIE bits in SCR4.

When the TDRE flag in SCSR4 is set to 1, a TXI is generated. When the TEND bit in SCSR4 is set to 1, a TEI is generated. These two interrupt requests are generated during transmission.

The TDRE flag in SCSR4 is initialized to 1. Therefore, if a TXI request is enabled by setting the TIE bit in SCR4 to 1 before transmit data is transferred to TDR4, a TXI is generated even when transmit data is not ready.

If transmit data is transferred to TDR4 in the interrupt handling routine, these interrupt requests can be effectively used.

To avoid the occurrence of the interrupt requests (TXI and TEI), clear the corresponding interrupt enable bits (TIE and TEIE) to 0 after transmit data is transferred to TDR4.

When the RDRF bit in SCSR4 is set to 1, an RXI is generated. When the ORER flag is set to 1, an ERI is generated. These two interrupt requests are generated during reception.

16.6 Usage Notes

When using the SCI4, keep in mind the following.

16.6.1 Relationship between Writing to TDR4 and TDRE

The TDRE flag in SCSR4 is a status flag that indicates that data to be transmitted has not been stored in TDR4. When writing data to TDR4, the TDRE flag is automatically cleared to 0. The TDRE flag is set to 1 when the SCI4 transfers data from TDR4 to SR4.

Data is written to TDR4 regardless of the TDRE flag value. However, if data is written to TDR4 with TDRE = 0, the previous data is lost unless the previous data has been transferred to SR4. Accordingly, to ensure transmission, writing transmit data to TDR4 must be performed once after confirming that the TDRE flag has been set to 1. (Do not write more than once.)

16.6.2 Receive Error Flag and Transmission

While the receive error flag (ORER) is set to 1, transmission cannot be started even if the TDRE flag is cleared to 0. To start transmission, the ORER flag must be cleared to 0.

Note that the ORER flag cannot be cleared to 0 even if the RE bit is cleared to 0.

16.6.3 Relationship between Reading RDR4 and RDRF

The SCI4 always checks the RDRF flag status during reception. When the RDRF flag is cleared to 0 at the end of a frame, the reception is completed without error. When the RDRF flag is set to 1, it indicates that an overrun has occurred.

Since reading RDR4 clears the RDRF flag to 0 automatically, if RDR4 is read twice or more, the data is read with the RDRF flag cleared to 0. In this case, when the timing of the read operation matches that of the data reception of the next frame, the read data may be the next frame data. Figure 16.9 shows this operation.




Figure 16.9 Relationship between Reading RDR4 and RDRF

In this case, RDR4 must be read only once after confirming RDRF = 1. If reading RDR4 twice or more, store the read data in the RAM, and use the stored data. In addition, there should be a margin from the timing of reading RDR4 to completion of the next frame reception. (Reading RDR4 should be completed before the bit 7 transfer.)

16.6.4 SCK4 Output Waveform when Internal Clock of $\phi/2$ is Selected

When the internal clock of $\phi/2$ is selected by the CKS3 to CKS0 bits in SCSR4 and continuous transmission or reception is performed, one pulse of high period is lengthened after eight pulses of the clock has been output as shown in figure 16.10.




Figure 16.10 Transfer Format when Internal Clock of $\phi/2$ is Selected

Section 17 14-Bit PWM

This LSI has an on-chip 14-bit pulse width modulator (PWM) with two channels. Connecting the PWM to the low-pass filter enables the PWM to be used as a D/A converter. The standard PWM or pulse-division type PWM can be selected by software. Figure 17.1 shows a block diagram of the 14-bit PWM.

17.1 Features

- Choice of four conversion periods

A conversion period of $131,072/\phi$ with a minimum modulation width of $8/\phi$, a conversion period of $65,536/\phi$ with a minimum modulation width of $4/\phi$, a conversion period of $32,768/\phi$ with a minimum modulation width of $2/\phi$, or a conversion period of $16,384/\phi$ with a minimum modulation width of $1/\phi$, can be selected.

- Pulse division method for less ripple
- Use of module standby mode enables this module to be placed in standby mode independently when not used. (For details, refer to section 6.4, Module Standby Function.)
- The standard PWM or pulse-division type PWM can be selected by software.




Figure 17.1 Block Diagram of 14-Bit PWM

17.2 Input/Output Pins

Table 17.1 shows the 14-bit PWM pin configuration.

Table 17.1 Pin Configuration

Name	Abbreviation	I/O	Function
PWM1 output pin	PWM1	Output	Standard PWM/pulse-division type PWM waveform output (PWM1)
PWM2 output pin	PWM2	Output	Standard PWM/pulse-division type PWM waveform output (PWM2)

17.3 Register Descriptions

The 14-bit PWM has the following registers.

- PWM1 control register (PWCR1)
- PWM1 data register (PWDR1)
- PWM2 control register (PWCR2)
- PWM2 data register (PWDR2)

17.3.1 PWM Control Register (PWCR)

PWCR selects the input clocks and selects whether the standard PWM or pulse-division type PWM is used.

Bit	Bit Name	Initial Value	R/W	Description
7 to 3	—	All 1	—	Reserved These bits are always read as 1 and cannot be modified.
2	PWCRm2	0	W	PWM Output Waveform Select Selects whether the standard PWM waveform or pulse-division type PWM waveform is output. 0: Pulse-division type PWM waveform is output 1: Standard PWM waveform is output
1	PWCRm1	0	W	Clock Select 1 and 0
0	PWCRm0	0	W	Select the clock supplied to the 14-bit PWM. These bits are write-only bits and always read as 1. 00: The input clock is $\phi/2$ ($t\phi^* = 2/\phi$) — A conversion period is $16,384/\phi$, with a minimum modulation width of $1/\phi$ 01: The input clock is $\phi/4$ ($t\phi^* = 4/\phi$) — A conversion period is $32,768/\phi$, with a minimum modulation width of $2/\phi$ 10: The input clock is $\phi/8$ ($t\phi^* = 8/\phi$) — A conversion period is $65,536/\phi$, with a minimum modulation width of $4/\phi$ 11: The input clock is $\phi/16$ ($t\phi^* = 16/\phi$) — A conversion period is $131,072/\phi$, with a minimum modulation width of $8/\phi$

Note: * $t\phi$: Period of PWM clock input
m = 2 or 1

17.3.2 PWM Data Register (PWDR)

PWDR is a 14-bit write-only register. PWDR indicates high level width in one PWM waveform cycle when the pulse-division type PWM is selected.

When 14-bit data is written to PWDR, the contents are latched in the PWM waveform generator and the PWM waveform generation data is updated.

PWDR is initialized to H'C000.

17.4 Operation

17.4.1 Setting for Pulse-Division Type PWM Operation

When using the pulse-division type PWM, set the registers in this sequence:

1. Set the PWM1 or PWM2 bit in PMR9 (according to the PWM channel used) to 1 to set the P90/PWM1 or P91/PWM2 pin to function as a PWM pin.
2. Set PWCR to select a conversion period of $131,072/\phi$ (PWCR1 = 1, PWCR0 = 1), $65,536/\phi$ (PWCR1 = 1, PWCR0 = 0), $32,768/\phi$ (PWCR1 = 1, PWCR0 = 1), or $16,384/\phi$ (PWCR1 = 0, PWCR0 = 0).
3. Set the output waveform data in PWDR. When the data is written to PWDR, the contents are latched in the PWM waveform generator, and the PWM waveform generation data is updated in synchronization with internal signals.

One conversion period consists of 64 pulses, as shown in figure 17.2. The total high-level width during this period (T_H) corresponds to the data in PWDR. This relation can be expressed as follows:

$$T_H = (\text{data value in PWDR} + 64) \times t_{\phi}/2$$

where t_{ϕ} is the period of PWM clock input: $2/\phi$ (PWCR = H'0), $4/\phi$ (PWCR = H'1), $8/\phi$ (PWCR = H'2), or $16/\phi$ (PWCR = H'3).

Example: To set one conversion period to 32,768 μ s, set as follows.

When PWCRm1 and PWCRm0 are cleared to 0, one conversion period is $16,384/\phi$. Therefore ϕ becomes 0.5 MHz. At this time, t_{in} is 512 μ s and $1/\phi$ (accuracy) is 2.0 μ s.

When PWCRm1 is cleared to 0 and PWCRm0 is set to 1, one conversion period is $32,768/\phi$. Therefore ϕ becomes 1 MHz. At this time, t_{in} is 512 μ s and $2/\phi$ (accuracy) is 2.0 μ s.

When PWCRm1 is set to 1 and PWCRm0 is cleared to 0, one conversion period is $65,536/\phi$. Therefore ϕ becomes 2 MHz. At this time, t_{in} is 512 μ s and $4/\phi$ (accuracy) is 2.0 μ s.

Therefore, to set one conversion period to 32,768 μ s, the system clock (ϕ) should be 0.5 MHz, 1 MHz, or 2 MHz.

Note: $m = 2$ or 1




Figure 17.2 Waveform Output by PWM

17.4.2 Setting for Standard PWM Operation

When using the standard PWM, set the registers in this sequence:

1. Set the PWM1 or PWM2 bit in PMR9 (according to the PWM channel used) to 1 to set the P90/PWM1 or P91/PWM2 pin to function as a PWM pin.
2. Set PWCRm2 to 1 to select the standard PWM waveform. (m = 2 or 1)
3. Set the event counter PWM in the asynchronous event counter. For the setting method, see description of the event counter PWM operation in the asynchronous event counter.
4. The PWM pin outputs the PWM waveform set by the event counter.

Note: When the standard waveform is used, 16-bit counter operation, 8-bit counter operation, and IRQAEC operation for the asynchronous event counter are not available because the PWM for the asynchronous event counter is used.

When the IECPWM signal of the asynchronous event counter goes high, ECH and ECL increment. However, when the signal goes low, these counters stop. (For details, refer to section 13.4, Operation.)

17.4.3 PWM Operating States

The PWM operating states are shown in table 17.2.

Table 17.2 PWM Operating States

Operating Mode	Reset	Active	Sleep	Watch	Subactive	Subsleep	Standby	Module Standby
PWCRm	Reset	Functions	Functions	Retained	Retained	Retained	Retained	Retained
PWDRm	Reset	Functions	Functions	Retained	Retained	Retained	Retained	Retained

(m = 2 or 1)

Section 18 A/D Converter

This LSI includes a successive approximation type 10-bit A/D converter that allows up to three analog input channels to be selected. The block diagram of the A/D converter is shown in figure 18.1.

18.1 Features

- 10-bit resolution
- Input channels: Three channels
- High-speed conversion: 12.4 μ s per channel (at 5-MHz operation)
- Sample and hold function
- Conversion start method
A/D conversion can be started by software and external trigger.
- Interrupt source
An A/D conversion end interrupt request can be generated.
- Use of module standby mode enables this module to be placed in standby mode independently when not used. (For details, refer to section 6.4, Module Standby Function.)




Figure 18.1 Block Diagram of A/D Converter

18.2 Input/Output Pins

Table 18.1 shows the input pins used by the A/D converter.

Table 18.1 Pin Configuration

Pin Name	Abbreviation	I/O	Function
Analog power supply pin	AVcc	Input	Power supply and reference voltage of analog part
Analog ground pin	AVss	Input	Ground and reference voltage of analog part
Analog input pin 0	AN0	Input	Analog input pins
Analog input pin 1	AN1	Input	
Analog input pin 2	AN2	Input	
External trigger input pin	ADTRG	Input	External trigger input that controls the A/D conversion start.

18.3 Register Descriptions

The A/D converter has the following registers.

- A/D result register (ADRR)
- A/D mode register (AMR)
- A/D start register (ADSR)

18.3.1 A/D Result Register (ADRR)

ADRR is a 16-bit read-only register that stores the results of A/D conversion. The upper 10 bits of the data are stored in ADRR. ADRR can be read by the CPU at any time, but the ADRR value during A/D conversion is undefined. After A/D conversion is completed, the conversion result is stored as 10-bit data, and this data is retained until the next conversion operation starts. The initial value of ADRR is undefined.

18.3.2 A/D Mode Register (AMR)

AMR sets the A/D conversion time, and selects the external trigger and analog input pins.

Bit	Bit Name	Initial Value	R/W	Description
7	CKS	0	R/W	Clock Select Sets the A/D conversion time. 0: Conversion time = 62 states 1: Conversion time = 31 states
6	TRGE	0	R/W	External Trigger Select Enables or disables the A/D conversion start by the external trigger input. 0: Disables the A/D conversion start by the external trigger input. 1: Starts A/D conversion at the rising or falling edge of the ADTRG pin The edge of the $\overline{\text{ADTRG}}$ pin is selected by the ADTRGNEG bit in IEGR.
5	—	1	—	Reserved
4	—	1	—	These bits are always read as 1 and cannot be modified.
3	CH3	0	R/W	Channel Select 3 to 0
2	CH2	0	R/W	Select the analog input channel.
1	CH1	0	R/W	00xx: No channel selected
0	CH0	0	R/W	0100: AN0 0101: AN1 0110: AN2 0111: Using prohibited 1xxx: Using prohibited The channel selection should be made while the ADSF bit is cleared to 0.

[Legend] x: Don't care.

18.3.3 A/D Start Register (ADSR)

ADSR starts and stops the A/D conversion.

Bit	Bit Name	Initial Value	R/W	Description
7	ADSF	0	R/W	When this bit is set to 1, A/D conversion is started. When conversion is completed, the converted data is set in ADDR and at the same time this bit is cleared to 0. If this bit is written to 0, A/D conversion can be forcibly terminated.
6 to 0	—	All 1	—	Reserved These bits are always read as 1 and cannot be modified.

18.4 Operation

The A/D converter operates by successive approximation with 10-bit resolution. When changing the conversion time or analog input channel, in order to prevent incorrect operation, first clear the bit ADSF to 0 in ADSR.

18.4.1 A/D Conversion

1. A/D conversion is started from the selected channel when the ADSF bit in ADSR is set to 1, according to software.
2. When A/D conversion is completed, the result is transferred to the A/D result register.
3. On completion of conversion, the IRRAD flag in IRR2 is set to 1. If the IENAD bit in IENR2 is set to 1 at this time, an A/D conversion end interrupt request is generated.
4. The ADSF bit remains set to 1 during A/D conversion. When A/D conversion ends, the ADSF bit is automatically cleared to 0 and the A/D converter enters the wait state.

18.4.2 External Trigger Input Timing

The A/D converter can also start A/D conversion by input of an external trigger signal. External trigger input is enabled at the $\overline{\text{ADTRG}}$ pin when the ADTSTCHG bit in PMRB is set to 1* and TRGE bit in AMR is set to 1. Then when the input signal edge designated in the ADTRGNEG bit in IEGR is detected at the $\overline{\text{ADTRG}}$ pin, the ADSF bit in ADSR will be set to 1, starting A/D conversion.

Figure 18.2 shows the timing.

Note: * The $\overline{\text{ADTRG}}$ input pin is shared with the TEST pin. Therefore when the pin is used as the $\overline{\text{ADTRG}}$ pin, reset should be cleared while the 0-fixed or 1-fixed signal is input to the TEST pin. Then the ADTSTCHG bit should be set to 1 after the TEST signal is fixed.




Figure 18.2 External Trigger Input Timing

18.4.3 Operating States of A/D Converter

Table 18.2 shows the operating states of the A/D converter.

Table 18.2 Operating States of A/D Converter

Operating Mode	Reset	Active	Sleep	Watch	Sub-active	Sub-sleep	Standby	Module Standby
AMR	Reset	Functions	Functions	Retained	Retained	Retained	Retained	Retained
ADSR	Reset	Functions	Functions	Retained	Retained	Retained	Retained	Retained
ADRR	Retained*	Functions	Functions	Retained	Retained	Retained	Retained	Retained


Note: * Undefined at a power-on reset.

18.5 Example of Use

An example of how the A/D converter can be used is given below, using channel 1 (pin AN1) as the analog input channel. Figure 18.3 shows the operation timing.

1. Bits CH3 to CH0 in the A/D mode register (AMR) are set to 0101, making pin AN1 the analog input channel. A/D interrupts are enabled by setting bit IENAD to 1, and A/D conversion is started by setting bit ADSF to 1.
2. When A/D conversion is completed, bit IRRAD is set to 1, and the A/D conversion result is stored in ADDR. At the same time bit ADSF is cleared to 0, and the A/D converter goes to the idle state.
3. Bit IENAD = 1, so an A/D conversion end interrupt is requested.
4. The A/D interrupt handling routine starts.
5. The A/D conversion result is read and processed.
6. The A/D interrupt handling routine ends.

If bit ADSF is set to 1 again afterward, A/D conversion starts and steps 2 through 6 take place. Figures 18.4 and 18.5 show flowcharts of procedures for using the A/D converter.



Note: * ↓ indicates instruction execution by software.

Figure 18.3 Example of A/D Conversion Operation




Figure 18.4 Flowchart of Procedure for Using A/D Converter (Polling by Software)




Figure 18.5 Flowchart of Procedure for Using A/D Converter (Interrupts Used)

18.6 A/D Conversion Accuracy Definitions

This LSI's A/D conversion accuracy definitions are given below.

- Resolution
The number of A/D converter digital output codes
- Quantization error
The deviation inherent in the A/D converter, given by 1/2 LSB (see figure 18.6).
- Offset error
The deviation of the analog input voltage value from the ideal A/D conversion characteristic when the digital output changes from the minimum voltage value 0000000000 to 0000000001 (see figure 18.7).
- Full-scale error
The deviation of the analog input voltage value from the ideal A/D conversion characteristic when the digital output changes from 1111111110 to 1111111111 (see figure 18.7).
- Nonlinearity error
The error with respect to the ideal A/D conversion characteristics between zero voltage and full-scale voltage. Does not include offset error, full-scale error, or quantization error.
- Absolute accuracy
The deviation between the digital value and the analog input value. Includes offset error, full-scale error, quantization error, and nonlinearity error.




Figure 18.6 A/D Conversion Accuracy Definitions (1)




Figure 18.7 A/D Conversion Accuracy Definitions (2)

18.7 Usage Notes

18.7.1 Permissible Signal Source Impedance

This LSI's analog input is designed such that conversion accuracy is guaranteed for an input signal for which the signal source impedance is 10 k Ω or less. This specification is provided to enable the A/D converter's sample-and-hold circuit input capacitance to be charged within the sampling time; if the sensor output impedance exceeds 10 k Ω , charging may be insufficient and it may not be possible to guarantee A/D conversion accuracy. However, with a large capacitance provided externally, the input load will essentially comprise only the internal input resistance of 10 k Ω , and the signal source impedance is ignored. However, as a low-pass filter effect is obtained in this case, it may not be possible to follow an analog signal with a large differential coefficient (e.g., 5 mV/ μ s or greater) (see figure 18.8). When converting a high-speed analog signal, a low-impedance buffer should be inserted.

18.7.2 Influences on Absolute Accuracy

Adding capacitance results in coupling with GND, and therefore noise in GND may adversely affect absolute accuracy. Be sure to make the connection to an electrically stable GND.

Care is also required to ensure that filter circuits do not interfere with digital signals or act as antennas on the mounting board.




Figure 18.8 Example of Analog Input Circuit

18.7.3 Usage Notes

1. ADDR should be read only when the ADSF bit in ADSR is cleared to 0.
2. Changing the digital input signal at an adjacent pin during A/D conversion may adversely affect conversion accuracy.
3. When A/D conversion is started after clearing module standby mode, wait for 10φ clock cycles before starting A/D conversion.
4. In active mode and sleep mode, the analog power supply current flows in the ladder resistance even when the A/D converter is on standby. Therefore, if the A/D converter is not used, it is recommended that AV_{CC} be connected to the system power supply and the ADCKSTP bit be cleared to 0 in CKSTPR1.

Section 19 $\Delta\Sigma$ A/D Converter

This LSI includes a $\Delta\Sigma$ modulation ($\Sigma\Delta$ modulation or SDM) type 14-bit $\Delta\Sigma$ A/D converter that allows up to two analog input channels to be selected. Note that the $\Delta\Sigma$ A/D converter is not available for the audio equipment. The block diagram of the $\Delta\Sigma$ A/D converter is shown in figure 19.1.

19.1 Features

- 14-bit resolution
- Two input channels
- Conversion method: Secondary $\Delta\Sigma$ and 320-times oversampling type
- Conversion time: 200 μs per channel (at 1.6 MHz operation)
- Interrupt source

An A/D conversion end interrupt request can be generated.

- Use of module standby mode enables this module to be placed in standby mode independently when not used. (For details, refer to section 6.4, Module Standby Function.)




Figure 19.1 Block Diagram of $\Delta\Sigma$ A/D Converter

19.2 Input/Output Pins

Table 19.1 shows the pins used by the $\Delta\Sigma$ A/D converter.

Table 19.1 Pin Configuration

Pin Name	Abbreviation	I/O	Function
Reference voltage pin	Vref	Input	External reference voltage input
Internal reference voltage output pin	REF	Output	Internal reference voltage output
Analog voltage stabilization pin	ACOM	Output	Stabilization capacitance connection (for 0.1 μ F capacitor connection)
Analog input pin 1	Ain1	Input	Analog input pins
Analog input pin 2	Ain2	Input	
Analog power supply pin for the $\Delta\Sigma$ A/D converter	DVcc	Input	Power supply pin

19.3 Register Descriptions

The $\Delta\Sigma$ A/D converter has the following registers.

- A/D data register (ADDR)
- BGR control register (BGRMR)
- A/D control register (ADCR)
- A/D start/status register (ADSSR)

19.3.1 A/D Data Register (ADDR)

ADDR is a 16-bit read-only register that stores the results of A/D conversion. ADDR can be read by the CPU at any time, but the ADDR value during A/D conversion is undefined. After A/D conversion is completed, 14-bit data of the conversion result is stored in upper 14 bits in ADDR, and this data is retained until the next conversion operation starts. The initial value of ADDR is undefined.

19.3.2 BGR Control Register (BGRMR)

BGRMR controls operation of the band-gap reference circuit (BGR) and adjusts the internal reference voltage output from the REF pin (BGR output voltage).

Bit	Bit Name	Initial Value	R/W	Description
7	BGRSTPN* 0		R/W	Band-Gap Reference Circuit Control Sets operation or stop of the band-gap reference circuit. 0: Band-gap reference circuit stops 1: Band-gap reference circuit operates
6 to 3	—	All 1	—	Reserved These bits are always read as 1 and cannot be modified.
2	BTRM2	0	R/W	BGR Output Voltage Trimming
1	BTRM1	0	R/W	Adjust approximately 1.2-V BGR output voltage.
0	BTRM0	0	R/W	000: ± 0 V 001: +0.14 V 010: +0.09 V 011: +0.04 V 100: -0.04 V 101: -0.09 V 110: -0.14 V 111: -0.18 V

Note: * When the BGRSTPN bit is 0 (when the band-gap reference circuit is halted), the 3-V constant-voltage power supply circuit of the LCD is halted.
The time from the point at which the BGRSTPN bit is set to 1 until the BGR output voltage is stabilized to approximately 1.2 V is approximately 10 μ s.

19.3.3 A/D Control Register (ADCR)

ADCR sets the conversion mode, PGA multiplication ratio, and reference voltage, and selects the analog input channel and oversampling frequency.

Bit	Bit Name	Initial Value	R/W	Description
7	MOD	0	R/W	Conversion Mode Select Sets the conversion mode. When the MOD bit is set to 1, A/D conversion is executed regardless of the ADS bit in ADSSR. 0: Wait mode 1: Continuous mode
6	OVS2	0	R/W	Oversampling Frequency Select
5	OVS1	0	R/W	Select the oversampling frequency.
4	OVS0	0	R/W	000: ϕ 001: $\phi/2$ 010: $\phi/4$ 011: $\phi/8$ 100: $\phi/16$ 101: $\phi/32$ 11x: Setting prohibited

Bit	Bit Name	Initial Value	R/W	Description
3	VREF1	0	R/W	PB5/Vref/REF Pin Function Switch and Reference Voltage Select These bits specify whether the PB5/Vref/REF pin functions as a PB5 pin, Vref pin, or REF pin. In addition, these bits select the external reference voltage (Vref) or internal reference voltage (REF) as the reference voltage of the $\Delta\Sigma$ A/D converter. When the REF is to be selected, set these bits after the BGRSTPN bit in BGRMR has been set to 1 to operate the BGR. 00: Functions as a PB5 input pin 01: Functions as a Vref input pin, and the external reference voltage (Vref) is input to the reference generator 10: Functions as a REF output pin 11: Functions as a REF output pin, and the internal reference voltage (REF) is input to the reference generator When these bits are set to B'11, the REF voltage is input to the reference voltage generator in the $\Delta\Sigma$ A/D converter at the same timing as the internal reference voltage (REF) is output from the REF pin. To operate the $\Delta\Sigma$ A/D converter with the internal reference voltage (REF), set these bits to B'11.
2	VREF0	0	R/W	
1	PGA1	0	R/W	PGA Gain Select
0	PGA0	0	R/W	Set the analog input voltage multiplication ratio ranging from 1/3 times to 4 times. 00: 1 time 01: 2 times 10: 4 times 11: 1/3 times

[Legend] x: Don't care.

19.3.4 A/D Start/Status Register (ADSSR)

ADSSR consists of the A/D conversion status flag, analog input channel select bit, and bypass select bit.

Bit	Bit Name	Initial Value	R/W	Description
7	ADS	0	R/W	A/D Start When this bit is set to 1 in wait mode (the MOD bit in ADCR is cleared to 0), A/D conversion is started.
6	ADST	0	R	A/D Status Flag When this bit is read in wait mode (the MOD bit in ADCR is cleared to 0), A/D conversion status can be identified. 0: In the idle state 1: During A/D conversion
5	AIN1	0	R/W	Analog Input Channel Select
4	AIN0	0	R/W	Select the analog input channel. 00: Not selected 01: Ain1 10: Ain2 11: Not selected
3	BYPGA	0	R/W	PGA Bypass Select Selects whether the analog input is to the PGA or secondary $\Delta\Sigma$ A/D converter. 0: To the PGA 1: To the secondary $\Delta\Sigma$ A/D converter
2 to 0	—	All 0	—	Reserved These bits cannot be modified.

Note: When the BYPGA bit is set to 1 and the PGA factor is 1, the factor of analog input voltage is also 1. However, analog input voltage is limited to range from 0 to Vref [V] when the BYPGA bit is set to 1 and from 0 to 0.9 Vref [V] when the PGA factor is 1. Therefore when the factor of analog input voltage is 1, the setting when the BYPGA bit is set to 1 should be used.

19.4 Operation

The $\Delta\Sigma$ A/D converter uses the $\Delta\Sigma$ modulator and converts the analog input voltage range specified by the Vref pin to digital data with 14-bit resolution. The $\Delta\Sigma$ A/D converter is configured of two blocks: the analog block whose main part is a $\Delta\Sigma$ modulator and digital block consisted of the digital filter control circuit.

In the analog block, voltage of the analog input pins (Vin1 and Vin2) is sampled by the frequency 320 times the conversion frequency (oversampling frequency) and then converted to the 1-bit digital row with the secondary $\Delta\Sigma$ modulator. The conversion result is output as 14-bit data with unsigned binary coded to ADDR via the decimation filter in the digital block. The ADD13 bit in ADDR is MSB and the ADD0 bit is LSB.

19.4.1 Wait Mode

In wait mode, A/D conversion is executed once for the specified one analog input channel as follows.

1. A/D conversion is started from the selected channel when the ADS bit in ADSSR is set to 1, according to software.
2. When A/D conversion is completed, the result is transferred to the A/D data register.
3. On completion of conversion, the IRRSAD flag in IRR2 is set to 1. If the IENSAD bit in IENR2 is set to 1 at this time, an A/D conversion end interrupt request is generated.
4. The ADST bit remains set to 1 during A/D conversion. When A/D conversion ends, the ADS bit is automatically cleared to 0 and the $\Delta\Sigma$ A/D converter enters the wait state.

19.4.2 Continuous Mode

In continuous mode, A/D conversion is executed continuously for the specified single analog input channel as follows.

1. A/D conversion is started from the selected channel when the MOD bit in ADCR is set to 1, according to software.
2. When A/D conversion is completed, the result is transferred to the A/D data register.
3. On completion of conversion, the IRRSAD flag in IRR2 is set to 1. If the IENSAD bit in IENR2 is set to 1 at this time, an A/D conversion end interrupt request is generated.
4. Then steps 2 and 3 are repeated. To stop continuous mode, a reset should be executed, a transition should be made to watch, subactive, subsleep, or standby mode, or the MOD bit in ADCR should be cleared to 0.

19.4.3 Operating States of $\Delta\Sigma$ A/D Converter

Table 19.2 shows the operating states of the $\Delta\Sigma$ A/D converter.

Table 19.2 Operating States of $\Delta\Sigma$ A/D Converter

Operating Mode	Reset	Active	Sleep	Watch	Sub-active	Sub-sleep	Standby	Module Standby
ADCR	Reset	Functions	Retained	Retained	Retained	Retained	Retained	Retained
ADSSR	Reset	Functions	Functions	Retained	Retained	Retained	Retained	Retained
ADDR	Retained*	Functions	Functions	Retained	Retained	Retained	Retained	Retained
BGRMR	Reset	Functions	Retained	Retained	Functions	Retained	Retained	Retained

Note: * Undefined at a power-on reset.

19.5 Example of Use

19.5.1 Wait Mode

An example of how the $\Delta\Sigma$ A/D converter can be used is given below, using channel 1 (pin Ain1) as the analog input channel. Figure 19.2 shows the operation timing.

1. The AIN1 and AIN0 bits in ADSSR are set to B'01, making pin Ain1 the analog input channel. A/D conversion is started (the ADS bit is set to 1) by setting the IENSAD bit to 1.
2. When A/D conversion is completed, the IRRSAD bit is set to 1, and the A/D conversion result is stored in ADDR. At the same time the ADST bit is cleared to 0, and the $\Delta\Sigma$ A/D converter enters the idle state.
3. The IENSAD bit is set to 1, so an A/D conversion end interrupt is requested.
4. The A/D interrupt handling routine starts.
5. The A/D conversion result is read and processed.
6. The A/D interrupt handling routine ends.


If the ADS bit is cleared to 0 and then set to 1, A/D conversion starts and steps 2 to 6 take place. Figures 19.3 and 19.4 show flowcharts of procedures for using the $\Delta\Sigma$ A/D converter.

19.5.2 Continuous Mode

An example of how the $\Delta\Sigma$ A/D converter can be used is given below, using channel 1 (pin Ain1) as the analog input channel. Figure 19.5 shows the operation timing.

1. The AIN1 and AIN0 bits in ADSSR are set to B'01, making pin Ain1 the analog input channel. The IENSAD bit is set to 1.
2. A/D conversion is started (the MOD bit in ADCR is set to 1).
3. When A/D conversion is completed, the IRRSAD bit is set to 1, and the A/D conversion result is stored in ADDR.
4. The IENSAD bit is set to 1, so an A/D conversion end interrupt is requested.
5. The A/D interrupt handling routine starts.
6. The A/D conversion result is read and processed.
7. The A/D interrupt handling routine ends.

Then steps 3 to 7 are repeated. To stop continuous mode, a reset should be executed, a transition should be made to watch, subactive, subsleep, or standby mode, or the MOD bit in ADCR should be cleared to 0.



Note: * ↓ indicates instruction execution by software.

Figure 19.2 Example of $\Delta\Sigma$ A/D Conversion Operation (Wait Mode)




Figure 19.3 Flowchart of Procedure for Using $\Delta\Sigma$ A/D Converter (Polling by Software)




Figure 19.4 Flowchart of Procedure for Using $\Delta\Sigma$ A/D Converter (Interrupts Used)




Figure 19.5 Example of $\Delta\Sigma$ A/D Conversion Operation (Continuous Mode)

19.6 Usage Notes

19.6.1 Reference Voltage

In normal operation, pulse current of several μA flows to the Vref pin which is the reference power supply pin. Connect the reference voltage which can apply stable voltage to the Vref pin.

19.6.2 Analog Voltage Stabilization Pin (ACOM Pin)

The ACOM pin is used to connect a capacitor (0.1 μF) to GND because of the internal amplifier phase compensation of the $\Delta\Sigma$ A/D Converter. Do not connect the ACOM pin to the devices other than capacitors or circuits.

19.6.3 After Clearing Module Standby Mode

When A/D conversion is started after clearing module standby mode, wait for 10 ϕ clock cycles before starting A/D conversion.

19.6.4 Influences on Accuracy

1. Changing the digital input signal at an adjacent pin during A/D conversion may adversely affect conversion accuracy.
2. Noise in GND may adversely affect accuracy. Be sure to make the connection to an electrically stable GND. Care is also required to ensure that filter circuits do not interfere with digital signals or act as antennas on the mounting board.

Section 20 LCD Controller/Driver

This LSI has an on-chip segment-type LCD control circuit, LCD driver, and power supply circuit, enabling it to directly drive an LCD panel.

20.1 Features

- Display capacity

Duty Cycle	Internal Driver
Static	32 SEG
1/2	32 SEG
1/3	32 SEG
1/4	32 SEG

- LCD RAM capacity
8 bits $\times$ 16 bytes (128 bits)
- Word access to LCD RAM
- The segment output pins can be used as ports.
SEG32 to SEG1 pins can be used as ports in groups of four.
- Common output pins not used because of the duty cycle can be used for common double-buffering (parallel connection).
With 1/2 duty, parallel connection of COM1 to COM2, and of COM3 to COM4, can be used
In static mode, parallel connection of COM1 to COM2, COM3, and COM4 can be used
- Choice of 11 frame frequencies
- A or B waveform selectable by software
- On-chip power supply split-resistor
- Display possible in operating modes other than standby mode
- On-chip 3-V constant-voltage power supply circuit
This power circuit can constantly supply 3 V to LCD drive power supply without using Vcc voltage.
- Output of the 3-V constant-voltage power supply circuit adjustable
- Use of module standby mode enables this module to be placed in standby mode independently when not used. (For details, refer to section 6.4, Module Standby Function.)

Figure 20.1 shows a block diagram of the LCD controller/driver.




Figure 20.1 Block Diagram of LCD Controller/Driver

20.2 Input/Output Pins

Table 20.1 shows the LCD controller/driver pin configuration.

Table 20.1 Pin Configuration

Name	Symbol	I/O	Function
Segment output pins	SEG32 to SEG1	Output	LCD segment drive pins All pins are multiplexed as port pins (setting programmable)
Common output pins	COM4 to COM1	Output	LCD common drive pins Pins can be used in parallel with static or 1/2 duty
LCD power supply pins	V1, V2, V3	—	Used when a bypass capacitor is connected externally, and when an external power supply circuit is used
LCD step-up capacitance pins	C1, C2	—	Capacitance pins for stepping up the LCD drive power supply

20.3 Register Descriptions

The LCD controller/driver has the following registers.

- LCD port control register (LPCR)
- LCD control register (LCR)
- LCD control register 2 (LCR2)
- LCD trimming register (LTRMR)
- BGR control register (BGRMR)
- LCDRAM

20.3.1 LCD Port Control Register (LPCR)

LPCR selects the duty cycle, LCD driver, and pin functions.

Bit	Bit Name	Initial Value	R/W	Description
7	DTS1	0	R/W	Duty Cycle Select 1 and 0
6	DTS0	0	R/W	Common Function Select
5	CMX	0	R/W	The combination of DTS1 and DTS0 selects static, 1/2, 1/3, or 1/4 duty. CMX specifies whether or not the same waveform is to be output from multiple pins to increase the common drive power when not all common pins are used because of the duty setting. For details, see table 20.2.
4	—	—	W	Reserved Only 0 can be written to this bit.
3	SGS3	0	R/W	Segment Driver Select 3 to 0
2	SGS2	0	R/W	Select the segment drivers to be used.
1	SGS1	0	R/W	For details, see table 20.3.
0	SGS0	0	R/W	

Table 20.2 Duty Cycle and Common Function Selection

Bit 7: DTS1	Bit 6: DTS0	Bit 5: CMX	Duty Cycle	Common Drivers	Notes
0	0	0	Static	COM1	Do not use COM4, COM3, and COM2
		1		COM4 to COM1	COM4, COM3, and COM2 output the same waveform as COM1
	1	0	1/2 duty	COM2 to COM1	Do not use COM4 and COM3
		1		COM4 to COM1	COM4 outputs the same waveform as COM3, and COM2 outputs the same waveform as COM1
1	0	0	1/3 duty	COM3 to COM1	Do not use COM4
		1		COM4 to COM1	Do not use COM4
	1	X	1/4 duty	COM4 to COM1	—

[Legend]

X: Don't care

Table 20.3 Segment Driver Selection

				Function of Pins SEG32 to SEG1							
Bit 3: SGS3	Bit 2: SGS2	Bit 1: SGS1	Bit 0: SGS0	SEG32 to SEG29	SEG28 to SEG25	SEG24 to SEG21	SEG20 to SEG17	SEG16 to SEG13	SEG12 to SEG9	SEG8 to SEG5	SEG4 to SEG1
0	0	0	0	Port	Port	Port	Port	Port	Port	Port	Port
			1	Port	Port	Port	Port	Port	Port	Port	SEG
		1	0	Port	Port	Port	Port	Port	Port	SEG	SEG
			1	Port	Port	Port	Port	Port	SEG	SEG	SEG
	1	0	0	Port	Port	Port	Port	SEG	SEG	SEG	SEG
			1	Port	Port	Port	SEG	SEG	SEG	SEG	SEG
		1	0	Port	Port	SEG	SEG	SEG	SEG	SEG	SEG
			1	Port	SEG	SEG	SEG	SEG	SEG	SEG	SEG
1	0	0	0	SEG	SEG	SEG	SEG	SEG	SEG	SEG	SEG
			1	SEG	SEG	SEG	SEG	SEG	SEG	SEG	Port
		1	0	SEG	SEG	SEG	SEG	SEG	SEG	Port	Port
			1	SEG	SEG	SEG	SEG	SEG	Port	Port	Port
	1	0	0	SEG	SEG	SEG	SEG	Port	Port	Port	Port
			1	SEG	SEG	SEG	Port	Port	Port	Port	Port
		1	0	SEG	SEG	Port	Port	Port	Port	Port	Port
			1	SEG	Port	Port	Port	Port	Port	Port	Port

20.3.2 LCD Control Register (LCR)

LCR controls LCD drive power supply and display data, and selects the frame frequency.

Bit	Bit Name	Initial Value	R/W	Description
7	—	1	—	Reserved This bit is always read as 1 and cannot be modified.
6	PSW	0	R/W	LCD Drive Power Supply Control Can be used to turn off the LCD drive power supply when LCD display is not required in power-down mode, or when an external power supply is used. When the ACT bit is cleared to 0 or in standby mode, the LCD drive power supply is turned off regardless of the setting of this bit. 0: LCD drive power supply is turned off 1: LCD drive power supply is turned on
5	ACT	0	R/W	Display Function Activate Specifies whether or not the LCD controller/driver is used. Clearing this bit to 0 halts operation of the LCD controller/driver. The LCD drive power supply is also turned off, regardless of the setting of the PSW bit. However, register contents are retained. 0: LCD controller/driver halts 1: LCD controller/driver operates
4	DISP	0	R/W	Display Data Control Specifies whether the LCD RAM contents are displayed or blank data is displayed regardless of the LCD RAM contents. 0: Blank data is displayed 1: LCD RAM data is displayed
3	CKS3	0	R/W	Frame Frequency Select 3 to 0
2	CKS2	0	R/W	Select the operating clock and the frame frequency.
1	CKS1	0	R/W	However, in subactive mode, watch mode, and subsleep mode, the system clock (ϕ) is halted.
0	CKS0	0	R/W	Therefore display operations are not performed if one of the clocks from $\phi/2$ to $\phi/256$ is selected. If LCD display is required in these modes, ϕ_W , $\phi_W/2$, or $\phi_W/4$ must be selected as the operating clock. For details, see table 20.4.

Table 20.4 Frame Frequency Selection

Bit 3: CKS3	Bit 2: CKS2	Bit 1: CKS1	Bit 0: CKS0	Operating Clock	Frame Frequency* ¹	
					$\phi = 2 \text{ MHz}$	$\phi = 250 \text{ kHz}^{*3}$
0	X	0	0	ϕ_w	128 Hz* ²	128 Hz* ²
			1	$\phi_w/2$	64 Hz* ²	64 Hz* ²
		1	X	$\phi_w/4$	32 Hz* ²	32 Hz* ²
1	0	0	0	$\phi/2$	—	244 Hz
			1	$\phi/4$	977 Hz	122 Hz
		1	0	$\phi/8$	488 Hz	61 Hz
			1	$\phi/16$	244 Hz	30.5 Hz
	1	0	0	$\phi/32$	122 Hz	—
			1	$\phi/64$	61 Hz	—
		1	0	$\phi/128$	30.5 Hz	—
			1	$\phi/256$	—	—

[Legend]

X: Don't care

Notes: 1. When 1/3 duty is selected, the frame frequency is 4/3 times the value shown.

2. This is the frame frequency when $\phi_w = 32.768 \text{ kHz}$.

3. This is the frame frequency in active (medium-speed, $\phi_{osc}/8$) mode when $\phi = 2 \text{ MHz}$.

20.3.3 LCD Control Register 2 (LCR2)

LCR2 controls switching between the A waveform and B waveform, selection of the step-up clock for the 3-V constant-voltage circuit, connection with the LCD power-supply split resistor, and turning on or off 3-V constant-voltage power supply.

Bit	Bit Name	Initial Value	R/W	Description
7	LCDAB	0	R/W	A Waveform/B Waveform Switching Control Specifies whether the A waveform or B waveform is used as the LCD drive waveform. 0: Drive using A waveform 1: Drive using B waveform
6	HCKS	0	R/W	Step-Up Clock Selection for 3-V Constant-Voltage Power Supply Circuit Selects a step-up clock for use in the 3-V constant-voltage power supply circuit. The step-up clock is obtained by dividing the clock selected by the CKS3 to CKS0 bits in LCR into 4 or 8. 0: Divided into 4 1: Divided into 8
5	CHG	0	R/W	Connection Control of LCD Power-Supply Split Resistor Selects whether an LCD power-supply split resistor is disconnected or connected from or to LCD drive power supply. 0: Disconnected 1: Connected
4	SUPS	0	R/W	3-V Constant-Voltage Power Supply Control Can be used to turn off the 3-V constant-voltage power supply when LCD display is not required in power-down mode, or when an external power supply is used. When the BGRSTPN bit in BGRMR is cleared to 0 or in standby mode, the 3-V constant-voltage power supply is turned off regardless of the setting of this bit. 0: 3-V constant-voltage power supply is turned off 1: 3-V constant-voltage power supply is turned on
3 to 0	—	—	W	Reserved Only 0 can be written to these bits.

20.3.4 LCD Trimming Register (LTRMR)

LTRMR adjusts 3-V constant-voltage used for LCD drive power supply and trims the output voltage adjustment of 3-V constant-voltage power supply circuit.

Bit	Bit Name	Initial Value	R/W	Description
7	TRM3	0	R/W	Output Voltage Adjustment of 3-V Constant-Voltage Power Supply Circuit By adjusting reference voltage that generates 3-V constant voltage, LCD drive power supply can be set to 3 V. Following values* indicate the voltage of the V1 pin. 0000: 3.00 V 1000: 3.48 V 0001: 2.94 V 1001: 3.42 V 0010: 2.88 V 1010: 3.36 V 0011: 2.85 V 1011: 3.30 V 0100: 2.79 V 1100: 3.24 V 0101: 2.76 V 1101: 3.18 V 0110: 2.70 V 1110: 3.12 V 0111: 2.67 V 1111: 3.06 V
6	TRM2	0	R/W	
5	TRM1	0	R/W	
4	TRM0	0	R/W	
3	—	1	—	Reserved This bit is always read as 1 and cannot be modified.
2	CTRM2	0	R/W	Variable Voltage Adjustment of 3-V Constant-Voltage Power Supply 3-V power supply used for LCD drive power supply is adjustable within the range of 3 V ±10%. If an LCD panel does not function normally due to a temperature in which LCD is used, set these bits to adjust it. 000: 3.00 V 001: 3.09 V 010: 3.18 V 011: 3.27 V 100: 2.64 V 101: 2.73 V 110: 2.82 V 111: 2.91 V
1	CTRM1	0	R/W	
0	CTRM0	0	R/W	

Note: * These are approximate values and are not guaranteed. Therefore these values should be used as reference values.

20.3.5 BGR Control Register (BGRMR)

BGRMR controls whether the band-gap reference circuit (BGR) which generates the reference voltage of the 3-V constant-voltage power supply and $\Delta\Sigma$ A/D converter operates or halts, and adjusts the reference voltage.

Bit	Bit Name	Initial Value	R/W	Description
7	BGRSTPN	0	R/W	Band-Gap Reference Circuit Control Controls whether the band-gap reference circuit operates or halts. 0: Band-gap reference circuit halts 1: Band-gap reference circuit operates
6 to 3	—	All 1	—	Reserved These bits are always read as 1 and cannot be modified.
2	BTRM2	0	R/W	BGR Output Voltage Trimming
1	BTRM1	0	R/W	BGR Output Voltage Trimming
0	BTRM0	0	R/W	Adjust approximately 1.2-V BGR output voltage. 000: ± 0 V 001: +0.14 V 010: +0.09 V 011: +0.04 V 100: -0.04 V 101: -0.09 V 110: -0.14 V 111: -0.18 V

20.4 Operation

20.4.1 Settings up to LCD Display

To perform LCD display, the hardware and software related items described below must first be determined.

(1) Hardware Settings

(a) Using 1/2 duty

When 1/2 duty is used, interconnect pins V2 and V3 as shown in figure 20.2.




Figure 20.2 Handling of LCD Drive Power Supply when Using 1/2 Duty

(b) Large-Panel Display

As the impedance of the on-chip power supply split-resistor is large, it may not be suitable for driving a large panel. If the display lacks sharpness when using a large panel, refer to section 20.4.5, Boosting LCD Drive Power Supply. When static or 1/2 duty is selected, the common output drive capability can be increased. Set CMX to 1 when selecting the duty cycle. In this mode, with a static duty cycle pins COM4 to COM1 output the same waveform, and with 1/2 duty the COM1 waveform is output from pins COM2 and COM1, and the COM2 waveform is output from pins COM4 and COM3.

(c) LCD Drive Power Supply Setting

With this LSI, there are two ways of providing LCD power: by using the on-chip power supply circuit, or by using an external power supply circuit.

When an external power supply circuit is used for the LCD drive power supply, connect the external power supply to the V1 pin.

(2) Software Settings

(a) Duty Selection

Any of four duty cycles—static, 1/2 duty, 1/3 duty, or 1/4 duty—can be selected with bits DTS1 and DTS0.

(b) Segment Driver Selection

The segment drivers to be used can be selected with bits SGS3 to SGS0.

(c) Frame Frequency Selection

The frame frequency can be selected by setting bits CKS3 to CKS0. The frame frequency should be selected in accordance with the LCD panel specification. For the clock selection method in watch mode, subactive mode, and subsleep mode, see section 20.4.4, Operation in Power-Down Modes.

(d) A or B Waveform Selection

Either the A or B waveform can be selected as the LCD waveform to be used by means of LCDAB.

(e) LCD Drive Power Supply Selection

When an external power supply circuit is used, turn the LCD drive power supply off with the PSW bit.

20.4.2 Relationship between LCD RAM and Display

The relationship between the LCD RAM and the display segments differs according to the duty cycle. LCD RAM maps for the different duty cycles are shown in figures 20.3 to 20.6.

After setting the registers required for display, data is written to the part corresponding to the duty using the same kind of instruction as for ordinary RAM, and display is started automatically when turned on. Word- or byte-access instructions can be used for RAM setting.




Figure 20.3 LCD RAM Map (1/4 Duty)




Figure 20.4 LCD RAM Map (1/3 Duty)




Figure 20.5 LCD RAM Map (1/2 Duty)




Figure 20.6 LCD RAM Map (Static Mode)

Figure 20.7 shows a output waveforms for each duty cycle (A waveform).




Figure 20.7 Output Waveforms for Each Duty Cycle (A Waveform)

Figure 20.8 shows a output waveforms for each duty cycle (B waveform).




Figure 20.8 Output Waveforms for Each Duty Cycle (B Waveform)

Table 20.5 shows a output levels.

Table 20.5 Output Levels

Data		0	0	1	1
M		0	1	0	1
Static	Common output	V1	VSS	V1	VSS
	Segment output	V1	VSS	VSS	V1
1/2 duty	Common output	V2, V3	V2, V3	V1	VSS
	Segment output	V1	VSS	VSS	V1
1/3 duty	Common output	V3	V2	V1	VSS
	Segment output	V2	V3	VSS	V1
1/4 duty	Common output	V3	V2	V1	VSS
	Segment output	V2	V3	VSS	V1

M: LCD alternation signal

20.4.3 3-V Constant-Voltage Power Supply Circuit

This LSI incorporates a 3-V constant-voltage power supply circuit consisting of a band gap reference circuit (BGR), a triple step-up circuit, etc. This allows the 3 V constant voltage to drive LCD driver independently of Vcc.

Before activating a step-up circuit, LCD controller/driver operates and set the duty cycle, pin function of the LCD driver or I/O, display data, frame frequencies, etc. Insert a capacitance of 0.1 μ F between the C1 pin and C2 pin, and connect a capacitance of 0.1 μ F to each of V1, V2, and V3 pins. (See figure 20.9.)

After this setting, setting the BGRSTPN bit in the BGR control register (BGRMR) to 1 activates the band gap reference circuit, generating 1 V constant voltage (V_{LCD3}) at the V3 pin. Furthermore, selecting the step-up circuit clock of the LCD control register 2 (LCR2) and setting the SUPS bit to 1 activates the triple step-up circuit, generating 2 V constant voltage, twice V_{LCD3} , at the V2 pin, and generating 3 V constant voltage, triple V_{LCD3} , at the V1 pin.

- Notes:
1. Power supply might be insufficient when a large panel is driven. In this case, use Vcc for power supply, or use an external power supply circuit.
 2. Do not use a polarized capacitance such as an electrolytic capacitor for connection between the C1 pin and C2 pin.
 3. A 3-V constant-voltage power supply circuit is turned on by SUSP bit regardless of the setting of the PSW bit.




Figure 20.9 Capacitance Connection when Using 3-V Constant-Voltage Power Supply Circuit

20.4.4 Operation in Power-Down Modes

In this LSI, the LCD controller/driver can be operated even in the power-down modes. The operating state of the LCD controller/driver in the power-down modes is summarized in table 20.6.

In subactive mode, watch mode, and subsleep mode, the system clock oscillator stops, and therefore, unless ϕ_w , $\phi_w/2$, or $\phi_w/4$ has been selected by bits CKS3 to CKS0, the clock will not be supplied and display will halt. The subclock can be turned on or off by setting the 32KSTOP bit in the SUB32K control register (SUB32CR). When it is turned off, display will halt. Since there is a possibility that a direct current will be applied to the LCD panel in this case, it is essential to ensure that the subclock is turned on and ϕ_w , $\phi_w/2$, or $\phi_w/4$ is selected.

In active (medium-speed) mode, the system clock is switched, and therefore bits CKS3 to CKS0 must be modified to ensure that the frame frequency does not change.

Table 20.6 Power-Down Modes and Display Operation

Mode		Reset	Active	Sleep	Watch	Subactive	Subsleep	Standby	Module Standby
Clock	ϕ	Runs	Runs	Runs	Stops	Stops	Stops	Stops	Stops* ⁴
	ϕ_w	Runs	Runs	Runs	Runs* ⁵	Runs* ⁵	Runs* ⁵	Stops* ¹	Stops* ⁴
Display operation	ACT = 0	Stops	Stops	Stops	Stops	Stops	Stops	Stops* ²	Stops
	ACT = 1	Stops	Functions	Functions	Functions* ³ * ⁵	Functions* ³ * ⁵	Functions* ³ * ⁵	Stops* ²	Stops

- Notes:
1. The subclock oscillator does not stop, but clock supply is halted.
 2. The LCD drive power supply is turned off regardless of the setting of the PSW bit.
 3. Display operation is performed only if ϕ_w , $\phi_w/2$, or $\phi_w/4$ is selected as the operating clock.
 4. The clock supplied to the LCD stops.
 5. When the 32KSTOP bit in SUB32CR is set to 1, the subclock ϕ_w halts and display operation halts.

20.4.5 Boosting LCD Drive Power Supply

When a large panel is driven, the on-chip power supply capacity may be insufficient. In this case, the power supply impedance must be reduced. This can be done by connecting bypass capacitors of around 0.1 to 0.3 μF to pins V1 to V3, as shown in figure 20.10, or by adding a split resistor externally.




Figure 20.10 Connection of External Split Resistor

Section 21 I²C Bus Interface 2 (IIC2)

The I²C bus interface 2 conforms to and provides a subset of the Philips I²C bus (inter-IC bus) interface functions. The register configuration that controls the I²C bus differs partly from the Philips configuration, however. Figure 21.1 shows a block diagram of the I²C bus interface 2. Figure 21.2 shows an example of I/O pin connections to external circuits.

21.1 Features

- Selection of I²C format or clocked synchronous serial format
- Continuous transmission/reception
Since the shift register, transmit data register, and receive data register are independent from each other, the continuous transmission/reception can be performed.
- Use of module standby mode enables this module to be placed in standby mode independently when not used. (For details, refer to section 6.4, Module Standby Function.)

I²C bus format

- Start and stop conditions generated automatically in master mode
- Selection of acknowledge output levels when receiving
- Automatic loading of acknowledge bit when transmitting
- Bit synchronization/wait function

In master mode, the state of SCL is monitored per bit, and the timing is synchronized automatically.

If transmission/reception is not yet possible, set the SCL to low until preparations are completed.

- Six interrupt sources
Transmit data empty (including slave-address match), transmit end, receive data full (including slave-address match), arbitration lost, NACK detection, and stop condition detection
- Direct bus drive
Two pins, SCL and SDA pins, function as CMOS outputs in normal operation (when the port/serial function is selected) and NMOS outputs when the bus drive function is selected.

Clocked synchronous format

- Four interrupt sources
Transmit-data-empty, transmit-end, receive-data-full, and overrun error




Figure 21.1 Block Diagram of I²C Bus Interface 2




Figure 21.2 External Circuit Connections of I/O Pins

21.2 Input/Output Pins

Table 21.1 summarizes the input/output pins used by the I²C bus interface 2.

Table 21.1 Pin Configuration

Name	Abbreviation	I/O	Function
Serial clock pin	SCL	I/O	IIC serial clock input/output
Serial data pin	SDA	I/O	IIC serial data input/output

21.3 Register Descriptions

The I²C bus interface 2 has the following registers.

- I²C bus control register 1 (ICCR1)
- I²C bus control register 2 (ICCR2)
- I²C bus mode register (ICMR)
- I²C bus interrupt enable register (ICIER)
- I²C bus status register (ICSR)
- Slave address register (SAR)
- I²C bus transmit data register (ICDRT)
- I²C bus receive data register (ICDRR)
- I²C bus shift register (ICDRS)

21.3.1 I²C Bus Control Register 1 (ICCR1)

ICCR1 enables or disables the I²C bus interface 2, controls transmission or reception, and selects master or slave mode, transmission or reception, and transfer clock frequency in master mode.

Bit	Bit Name	Initial Value	R/W	Description
7	ICE	0	R/W	I²C Bus Interface 2 Enable 0: This module is halted. (SCL and SDA pins are set to the port/serial function.) 1: This bit is enabled for transfer operations. (SCL and SDA pins are bus drive state.)
6	RCVD	0	R/W	Reception Disable This bit enables or disables the next operation when TRS is 0 and ICDRR is read. 0: Enables next reception 1: Disables next reception
5	MST	0	R/W	Master/Slave Select
4	TRS	0	R/W	Transmit/Receive Select In master mode with the I²C bus format, when arbitration is lost, MST and TRS are both reset by hardware, causing a transition to slave receive mode. Modification of the TRS bit should be made between transfer frames. After data receive has been started in slave receive mode, when the first seven bits of the receive data agree with the slave address that is set to SAR and the eighth bit is 1, TRS is automatically set to 1. If an overrun error occurs in master mode with the clock synchronous serial format, MST is cleared to 0 and slave receive mode is entered. Operating modes are described below according to MST and TRS combination. When clocked synchronous serial format is selected and MST is 1, clock is output. 00: Slave receive mode 01: Slave transmit mode 10: Master receive mode 11: Master transmit mode
3	CKS3	0	R/W	Transfer Clock Select 3 to 0
2	CKS2	0	R/W	These bits are valid only in master mode and should be set according to the necessary transfer rate. For details on transfer rate, see table 21.2.
1	CKS1	0	R/W	
0	CKS0	0	R/W	

Table 21.2 Transfer Rate

Bit 3	Bit 2	Bit 1	Bit 0	Transfer Rate			
CKS3	CKS2	CKS1	CKS0	Clock	$\phi = 2$ MHz	$\phi = 5$ MHz	$\phi = 10$ MHz
0	0	0	0	$\phi/28$	71.4 kHz	179 kHz	357 kHz
			1	$\phi/40$	50.0 kHz	125 kHz	250 kHz
		1	0	$\phi/48$	41.7 kHz	104 kHz	208 kHz
			1	$\phi/64$	31.3 kHz	78.1 kHz	156 kHz
	1	0	0	$\phi/80$	25.0 kHz	62.5 kHz	125 kHz
			1	$\phi/100$	20.0 kHz	50.0 kHz	100 kHz
		1	0	$\phi/112$	17.9 kHz	44.6 kHz	89.3 kHz
			1	$\phi/128$	15.6 kHz	39.1 kHz	78.1 kHz
1	0	0	0	$\phi/56$	35.7 kHz	89.3 kHz	179 kHz
			1	$\phi/80$	25.0 kHz	62.5 kHz	125 kHz
		1	0	$\phi/96$	20.8 kHz	52.1 kHz	104 kHz
			1	$\phi/128$	15.6 kHz	39.1 kHz	78.1 kHz
	1	0	0	$\phi/160$	12.5 kHz	31.3 kHz	62.5 kHz
			1	$\phi/200$	10.0 kHz	25.0 kHz	50.0 kHz
		1	0	$\phi/224$	8.9 kHz	22.3 kHz	44.6 kHz
			1	$\phi/256$	7.8 kHz	19.5 kHz	39.1 kHz

21.3.2 I²C Bus Control Register 2 (ICCR2)

ICCR1 issues start/stop conditions, manipulates the SDA pin, monitors the SCL pin, and controls reset in the control part of the I²C bus interface 2.

Bit	Bit Name	Initial Value	R/W	Description
7	BBSY	0	R/W	Bus Busy This bit enables to confirm whether the I²C bus is occupied or released and to issue start/stop conditions in master mode. With the clocked synchronous serial format, this bit has no meaning. With the I²C bus format, this bit is set to 1 when the SDA level changes from high to low under the condition of SCL = high, assuming that the start condition has been issued. This bit is cleared to 0 when the SDA level changes from low to high under the condition of SCL = high, assuming that the stop condition has been issued. Write 1 to BBSY and 0 to SCP to issue a start condition. Follow this procedure when also re-transmitting a start condition. Write 0 in BBSY and 0 in SCP to issue a stop condition. To issue start/stop conditions, use the MOV instruction.
6	SCP	1	R/W	Start/Stop Issue Condition Disable The SCP bit controls the issue of start/stop conditions in master mode. To issue a start condition, write 1 in BBSY and 0 in SCP. A retransmit start condition is issued in the same way. To issue a stop condition, write 0 in BBSY and 0 in SCP. This bit is always read as 1. If 1 is written, the data is not stored.
5	SDAO	1	R/W	SDA Output Value Control This bit is used with SDAOP when modifying output level of SDA. This bit should not be manipulated during transfer. 0: When reading, SDA pin outputs low. When writing, SDA pin is changed to output low. 1: When reading, SDA pin outputs high. When writing, SDA pin is changed to output Hi-Z (outputs high by external pull-up resistance).

Bit	Bit Name	Initial Value	R/W	Description
4	SDAOP	1	R/W	SDAO Write Protect This bit controls change of output level of the SDA pin by modifying the SDAO bit. To change the output level, clear SDAO and SDAOP to 0 or set SDAO to 1 and clear SDAOP to 0 by the MOV instruction. This bit is always read as 1.
3	SCLO	1	R	This bit monitors SCL output level. When SCLO is 1, SCL pin outputs high. When SCLO is 0, SCL pin outputs low.
2	—	1	—	Reserved This bit is always read as 1, and cannot be modified.
1	IICRST	0	R/W	IIC Control Part Reset This bit resets the control part except for I ² C registers. If this bit is set to 1 when hang-up occurs because of communication failure during I ² C operation, I ² C control part can be reset without setting ports and initializing registers.
0	—	1	—	Reserved This bit is always read as 1, and cannot be modified.

21.3.3 I²C Bus Mode Register (ICMR)

ICMR selects whether the MSB or LSB is transferred first, performs master mode wait control, and selects the transfer bit count.

Bit	Bit Name	Initial Value	R/W	Description
7	MLS	0	R/W	MSB-First/LSB-First Select 0: MSB-first 1: LSB-first Set this bit to 0 when the I ² C bus format is used.
6	WAIT	0	R/W	Wait Insertion Bit In master mode with the I ² C bus format, this bit selects whether to insert a wait after data transfer except the acknowledge bit. When WAIT is set to 1, after the fall of the clock for the final data bit, low period is extended for two transfer clocks. If WAIT is cleared to 0, data and acknowledge bits are transferred consecutively with no wait inserted. The setting of this bit is invalid in slave mode with the I ² C bus format or with the clocked synchronous serial format.

Bit	Bit Name	Initial Value	R/W	Description																		
5, 4	—	All 1	—	Reserved These bits are always read as 1, and cannot be modified.																		
3	BCWP	1	R/W	BC Write Protect This bit controls the BC2 to BC0 modifications. When modifying BC2 to BC0, this bit should be cleared to 0 and use the MOV instruction. In clock synchronous serial mode, BC should not be modified. 0: When writing, values of BC2 to BC0 are set. 1: When reading, 1 is always read. When writing, settings of BC2 to BC0 are invalid.																		
2	BC2	0	R/W	Bit Counter 2 to 0																		
1	BC1	0	R/W	These bits specify the number of bits to be transferred next. When read, the remaining number of transfer bits is indicated. With the I ² C bus format, the data is transferred with one addition acknowledge bit. Bit BC2 to BC0 settings should be made during an interval between transfer frames. If bits BC2 to BC0 are set to a value other than 000, the setting should be made while the SCL pin is low. The value returns to 000 at the end of a data transfer, including the acknowledge bit. With the clock synchronous serial format, these bits should not be modified. <table><thead><tr><th>I²C Bus Format</th><th>Clock Synchronous Serial Format</th></tr></thead><tbody><tr><td>000: 9 bits</td><td>000: 8 bits</td></tr><tr><td>001: 2 bits</td><td>001: 1 bits</td></tr><tr><td>010: 3 bits</td><td>010: 2 bits</td></tr><tr><td>011: 4 bits</td><td>011: 3 bits</td></tr><tr><td>100: 5 bits</td><td>100: 4 bits</td></tr><tr><td>101: 6 bits</td><td>101: 5 bits</td></tr><tr><td>110: 7 bits</td><td>110: 6 bits</td></tr><tr><td>111: 8 bits</td><td>111: 7 bits</td></tr></tbody></table>	I ² C Bus Format	Clock Synchronous Serial Format	000: 9 bits	000: 8 bits	001: 2 bits	001: 1 bits	010: 3 bits	010: 2 bits	011: 4 bits	011: 3 bits	100: 5 bits	100: 4 bits	101: 6 bits	101: 5 bits	110: 7 bits	110: 6 bits	111: 8 bits	111: 7 bits
I ² C Bus Format	Clock Synchronous Serial Format																					
000: 9 bits	000: 8 bits																					
001: 2 bits	001: 1 bits																					
010: 3 bits	010: 2 bits																					
011: 4 bits	011: 3 bits																					
100: 5 bits	100: 4 bits																					
101: 6 bits	101: 5 bits																					
110: 7 bits	110: 6 bits																					
111: 8 bits	111: 7 bits																					
0	BC0	0	R/W																			

21.3.4 I²C Bus Interrupt Enable Register (ICIER)

ICIER enables or disables interrupt sources and acknowledge bits, sets acknowledge bits to be transferred, and confirms acknowledge bits to be received.

Bit	Bit Name	Initial Value	R/W	Description
7	TIE	0	R/W	Transmit Interrupt Enable When the TDRE bit in ICSR is set to 1, this bit enables or disables the transmit data empty interrupt (TXI). 0: Transmit data empty interrupt request (TXI) is disabled. 1: Transmit data empty interrupt request (TXI) is enabled.
6	TEIE	0	R/W	Transmit End Interrupt Enable This bit enables or disables the transmit end interrupt (TEI) at the rising of the ninth clock while the TDRE bit in ICSR is 1. TEI can be canceled by clearing the TEND bit or the TEIE bit to 0. 0: Transmit end interrupt request (TEI) is disabled. 1: Transmit end interrupt request (TEI) is enabled.
5	RIE	0	R/W	Receive Interrupt Enable This bit enables or disables the receive data full interrupt request (RXI) and the overrun error interrupt request (ERI) with the clocked synchronous format, when a receive data is transferred from ICDRS to ICDRR and the RDRF bit in ICSR is set to 1. RXI can be canceled by clearing the RDRF or RIE bit to 0. 0: Receive data full interrupt request (RXI) and overrun error interrupt request (ERI) with the clocked synchronous format are disabled. 1: Receive data full interrupt request (RXI) and overrun error interrupt request (ERI) with the clocked synchronous format are enabled.
4	NAKIE	0	R/W	NACK Receive Interrupt Enable This bit enables or disables the NACK receive interrupt request (NAKI) and the overrun error (setting of the OVE bit in ICSR) interrupt request (ERI) with the clocked synchronous format, when the NACKF and AL bits in ICSR are set to 1. NAKI can be canceled by clearing the NACKF, OVE, or NAKIE bit to 0. 0: NACK receive interrupt request (NAKI) is disabled. 1: NACK receive interrupt request (NAKI) is enabled.

Bit	Bit Name	Initial Value	R/W	Description
3	STIE	0	R/W	Stop Condition Detection Interrupt Enable 0: Stop condition detection interrupt request (STPI) is disabled. 1: Stop condition detection interrupt request (STPI) is enabled.
2	ACKE	0	R/W	Acknowledge Bit Judgement Select 0: The value of the receive acknowledge bit is ignored, and continuous transfer is performed. 1: If the receive acknowledge bit is 1, continuous transfer is halted.
1	ACKBR	0	R	Receive Acknowledge In transmit mode, this bit stores the acknowledge data that are returned by the receive device. This bit cannot be modified. 0: Receive acknowledge = 0 1: Receive acknowledge = 1
0	ACKBT	0	R/W	Transmit Acknowledge In receive mode, this bit specifies the bit to be sent at the acknowledge timing. 0: 0 is sent at the acknowledge timing. 1: 1 is sent at the acknowledge timing.

21.3.5 I²C Bus Status Register (ICSR)

ICSR performs confirmation of interrupt request flags and status.

Bit	Bit Name	Initial Value	R/W	Description
7	TDRE	0	R/W	Transmit Data Register Empty [Setting condition] • When data is transferred from ICDRT to ICDRS and ICDRT becomes empty • When TRS is set • When a start condition (including re-transfer) has been issued • When transmit mode is entered from receive mode in slave mode [Clearing conditions] • When 0 is written in TDRE after reading TDRE = 1 • When data is written to ICDRT with an instruction
6	TEND	0	R/W	Transmit End [Setting conditions] • When the ninth clock of SCL rises with the I²C bus format while the TDRE flag is 1 • When the final bit of transmit frame is sent with the clock synchronous serial format [Clearing conditions] • When 0 is written in TEND after reading TEND = 1 • When data is written to ICDRT with an instruction
5	RDRF	0	R/W	Receive Data Register Full [Setting condition] • When a receive data is transferred from ICDRS to ICDRR [Clearing conditions] • When 0 is written in RDRF after reading RDRF = 1 • When ICDRR is read with an instruction

Bit	Bit Name	Initial Value	R/W	Description
4	NACKF	0	R/W	No Acknowledge Detection Flag [Setting condition] - When no acknowledge is detected from the receive device in transmission while the ACKF bit in ICIER is 1 [Clearing condition] - When 0 is written in NACKF after reading NACKF = 1
3	STOP	0	R/W	Stop Condition Detection Flag [Setting condition] - When a stop condition is detected after frame transfer [Clearing condition] - When 0 is written in STOP after reading STOP = 1
2	AL/OVE	0	R/W	Arbitration Lost Flag/Overrun Error Flag This flag indicates that arbitration was lost in master mode with the I²C bus format and that the final bit has been received while RDRF = 1 with the clocked synchronous format. When two or more master devices attempt to seize the bus at nearly the same time, if the I²C bus interface detects data differing from the data it sent, it sets AL to 1 to indicate that the bus has been taken by another master. [Setting conditions] - If the internal SDA and SDA pin disagree at the rise of SCL in master transmit mode - When the SDA pin outputs high in master mode while a start condition is detected - When the final bit is received with the clocked synchronous format while RDRF = 1 [Clearing condition] - When 0 is written in AL/OVE after reading AL/OVE=1

Bit	Bit Name	Initial Value	R/W	Description
1	AAS	0	R/W	Slave Address Recognition Flag In slave receive mode, this flag is set to 1 if the first frame following a start condition matches bits SVA6 to SVA0 in SAR. [Setting conditions] - When the slave address is detected in slave receive mode - When the general call address is detected in slave receive mode. [Clearing condition] - When 0 is written in AAS after reading AAS=1
0	ADZ	0	R/W	General Call Address Recognition Flag This bit is valid in I²C bus format slave receive mode. [Setting condition] - When the general call address is detected in slave receive mode [Clearing conditions] - When 0 is written in ADZ after reading ADZ=1

21.3.6 Slave Address Register (SAR)

SAR selects the communication format and sets the slave address. When the chip is in slave mode with the I²C bus format, if the upper 7 bits of SAR match the upper 7 bits of the first frame received after a start condition, the chip operates as the slave device.

Bit	Bit Name	Initial Value	R/W	Description
7 to 1	SVA6 to SVA0	All 0	R/W	Slave Address 6 to 0 These bits set a unique address in bits SVA6 to SVA0, differing from the addresses of other slave devices connected to the I²C bus.
0	FS	0	R/W	Format Select 0: I²C bus format is selected. 1: Clocked synchronous serial format is selected.

21.3.7 I²C Bus Transmit Data Register (ICDRT)

ICDRT is an 8-bit readable/writable register that stores the transmit data. When ICDRT detects the space in the shift register (ICDRS), it transfers the transmit data which is written in ICDRT to ICDRS and starts transferring data. If the next transfer data is written to ICDRT during transferring data of ICDRS, continuous transfer is possible. If the MLS bit of ICMR is set to 1 and when the data is written to ICDRT, the MSB/LSB inverted data is read. The initial value of ICDRT is H'FF. The initial value of ICDRT is H'FF.

21.3.8 I²C Bus Receive Data Register (ICDRR)

ICDRR is an 8-bit register that stores the receive data. When data of one byte is received, ICDRR transfers the receive data from ICDRS to ICDRR and the next data can be received. ICDRR is a receive-only register, therefore the CPU cannot write to this register. The initial value of ICDRR is H'FF.

21.3.9 I²C Bus Shift Register (ICDRS)

ICDRS is a register that is used to transfer/receive data. In transmission, data is transferred from ICDRT to ICDRS and the data is sent from the SDA pin. In reception, data is transferred from ICDRS to ICDRR after data of one byte is received. This register cannot be read directly from the CPU.

21.4 Operation

The I²C bus interface can communicate either in I²C bus mode or clocked synchronous serial mode by setting FS in SAR.

21.4.1 I²C Bus Format

Figure 21.3 shows the I²C bus formats. Figure 21.4 shows the I²C bus timing. The first frame following a start condition always consists of 8 bits.




Figure 21.3 I²C Bus Formats




Figure 21.4 I²C Bus Timing

[Legend]

- S: Start condition. The master device drives SDA from high to low while SCL is high.
- SLA: Slave address
- R/W: Indicates the direction of data transfer: from the slave device to the master device when R/W is 1, or from the master device to the slave device when R/W is 0.
- A: Acknowledge. The receive device drives SDA to low.
- DATA: Transfer data
- P: Stop condition. The master device drives SDA from low to high while SCL is high.

21.4.2 Master Transmit Operation

In master transmit mode, the master device outputs the transmit clock and transmit data, and the slave device returns an acknowledge signal. For master transmit mode operation timing, refer to figures 21.5 and 21.6. The transmission procedure and operations in master transmit mode are described below.

1. Set the ICE bit in ICCR1 to 1. Set the MLS and WAIT bits in ICMR and the CKS3 to CKS0 bits in ICCR1 to 1. (Initial setting)
2. Read the BBSY flag in ICCR2 to confirm that the bus is free. Set the MST and TRS bits in ICCR1 to select master transmit mode. Then, write 1 to BBSY and 0 to SCP using MOV instruction. (Start condition issued) This generates the start condition.
3. After confirming that TDRE in ICSR has been set, write the transmit data (the first byte data show the slave address and $\overline{R/W}$) to ICDRT. At this time, TDRE is automatically cleared to 0, and data is transferred from ICDRT to ICDRS. TDRE is set again.
4. When transmission of one byte data is completed while TDRE is 1, TEND in ICSR is set to 1 at the rise of the 9th transmit clock pulse. Read the ACKBR bit in ICIER, and confirm that the slave device has been selected. Then, write second byte data to ICDRT. When ACKBR is 1, the slave device has not been acknowledged, so issue the stop condition. To issue the stop condition, write 0 to BBSY and SCP using MOV instruction. SCL is fixed low until the transmit data is prepared or the stop condition is issued.
5. The transmit data after the second byte is written to ICDRT every time TDRE is set.
6. Write the number of bytes to be transmitted to ICDRT. Wait until TEND is set (the end of last byte data transmission) while TDRE is 1, or wait for NACK (NACKF in ICSR = 1) from the receive device while ACKF in ICIER is 1. Then, issue the stop condition to clear TEND or NACKF.
7. When the STOP bit in ICSR is set to 1, the operation returns to the slave receive mode.




Figure 21.5 Master Transmit Mode Operation Timing (1)




Figure 21.6 Master Transmit Mode Operation Timing (2)

21.4.3 Master Receive Operation

In master receive mode, the master device outputs the receive clock, receives data from the slave device, and returns an acknowledge signal. For master receive mode operation timing, refer to figures 21.7 and 21.8. The reception procedure and operations in master receive mode are shown below.

1. Clear the TEND bit in ICSR to 0, then clear the TRS bit in ICCR1 to 0 to switch from master transmit mode to master receive mode. Then, clear the TDRE bit to 0 and set the ACKBT bit in ICIER.
2. When ICDRR is read (dummy data read), reception is started, and the receive clock is output, and data received, in synchronization with the internal clock. The master device outputs the level specified by ACKBT in ICIER to SDA, at the 9th receive clock pulse.
3. After the reception of first frame data is completed, the RDRF bit in ICST is set to 1 at the rise of 9th receive clock pulse. At this time, the receive data is read by reading ICDRR, and RDRF is cleared to 0.
4. The continuous reception is performed by reading ICDRR every time RDRF is set. If 8th receive clock pulse falls after reading ICDRR by the other processing while RDRF is 1, SCL is fixed low until ICDRR is read.
5. If next frame is the last receive data, set the RCVD bit in ICCR1 and set the ACKBT bit in ICIER. to 1 before reading ICDRR. This enables the issuance of the stop condition after the next reception.
6. When the RDRF bit is set to 1 at rise of the 9th receive clock pulse, and clearing the STOP bit in ICSR issue the stage condition.
7. When the STOP bit in ICSR is set to 1, read ICDRR. Then clear the RCVD bit to 0.
8. Clear the MST bit in ICCR1 and then, the operation returns to the slave receive mode.




Figure 21.7 Master Receive Mode Operation Timing (1)




Figure 21.8 Master Receive Mode Operation Timing (2)

21.4.4 Slave Transmit Operation

In slave transmit mode, the slave device outputs the transmit data, while the master device outputs the receive clock and returns an acknowledge signal. For slave transmit mode operation timing, refer to figures 21.9 and 21.10.

The transmission procedure and operations in slave transmit mode are described below.

1. Set the ICE bit in ICCR1 to 1. Set the MLS and WAIT bits in ICMR and the CKS3 to CKS0 bits in ICCR1 to 1. (Initial setting) Set the MST and TRS bits in ICCR1 to select slave receive mode, and wait until the slave address matches.
2. When the slave address matches in the first frame following detection of the start condition, the slave device outputs the level specified by ACKBT in ICIER to SDA, at the rise of the 9th clock pulse. At this time, if the 8th bit data (R/W) is 1, the TRS and ICSR bits in ICCR1 are set to 1, and the mode changes to slave transmit mode automatically. The continuous transmission is performed by writing transmit data to ICDRT every time TDRE is set.
3. If TDRE is set after writing last transmit data to ICDRT, wait until TEND in ICSR is set to 1, with TDRE = 1. When TEND is set, clear TEND.
4. Clear TRS for the end processing, and read ICDRR (dummy read). SCL is free.
5. Clear TDRE.




Figure 21.9 Slave Transmit Mode Operation Timing (1)




Figure 21.10 Slave Transmit Mode Operation Timing (2)

21.4.5 Slave Receive Operation

In slave receive mode, the master device outputs the transmit clock and transmit data, and the slave device returns an acknowledge signal. For slave receive mode operation timing, refer to figures 21.11 and 21.12. The reception procedure and operations in slave receive mode are described below.

1. Set the ICE bit in ICCR1 to 1. Set the MLS and WAIT bits in ICMR and the CKS3 to CKS0 bits in ICCR1 to 1. (Initial setting) Set the MST and TRS bits in ICCR1 to select slave receive mode, and wait until the slave address matches.
2. When the slave address matches in the first frame following detection of the start condition, the slave device outputs the level specified by ACKBT in ICIER to SDA, at the rise of the 9th clock pulse. At the same time, RDRF in ICSR is set to read ICDRR (dummy read). (Since the read data show the slave address and $R/\overline{W}$, it is not used.)
3. Read ICDRR every time RDRF is set. If 8th receive clock pulse falls while RDRF is 1, SCL is fixed low until ICDRR is read. The change of the acknowledge before reading ICDRR, to be returned to the master device, is reflected to the next transmit frame.
4. The last byte data is read by reading ICDRR.




Figure 21.11 Slave Receive Mode Operation Timing (1)




Figure 21.12 Slave Receive Mode Operation Timing (2)

21.4.6 Clocked Synchronous Serial Format

This module can be operated with the clocked synchronous serial format, by setting the FS bit in SAR to 1. When the MST bit in ICCR1 is 1, the transfer clock output from SCL is selected. When MST is 0, the external clock input is selected.

Data Transfer Format

Figure 21.13 shows the clocked synchronous serial transfer format.

The transfer data is output from the rise to the fall of the SCL clock, and the data at the rising edge of the SCL clock is guaranteed. The MLS bit in ICMR sets the order of data transfer, in either the MSB first or LSB first. The output level of SDA can be changed during the transfer wait, by the SDAO bit in ICCR2.




Figure 21.13 Clocked Synchronous Serial Transfer Format

Transmit Operation

In transmit mode, transmit data is output from SDA, in synchronization with the fall of the transfer clock. The transfer clock is output when MST in ICCR1 is 1, and is input when MST is 0. For transmit mode operation timing, refer to figure 21.14. The transmission procedure and operations in transmit mode are described below.

1. Set the ICE bit in ICCR1 to 1. Set the MST and CKS3 to CKS0 bits in ICCR1 to 1. (Initial setting)
2. Set the TRS bit in ICCR1 to select the transmit mode. Then, TDRE in ICSR is set.
3. Confirm that TDRE has been set. Then, write the transmit data to ICDRT. The data is transferred from ICDRT to ICDRS, and TDRE is set automatically. The continuous transmission is performed by writing data to ICDRT every time TDRE is set. When changing from transmit mode to receive mode, clear TRS while TDRE is 1.




Figure 21.14 Transmit Mode Operation Timing

Receive Operation

In receive mode, data is latched at the rise of the transfer clock. The transfer clock is output when MST in ICCR1 is 1, and is input when MST is 0. For receive mode operation timing, refer to figure 21.15. The reception procedure and operations in receive mode are described below.

1. Set the ICE bit in ICCR1 to 1. Set the MST and CKS3 to CKS0 bits in ICCR1 to 1. (Initial setting)
2. When the transfer clock is output, set MST to 1 to start outputting the receive clock.
3. When the receive operation is completed, data is transferred from ICDRS to ICDRR and RDRF in ICSR is set. When MST = 1, the next byte can be received, so the clock is continually output. The continuous reception is performed by reading ICDRR every time RDRF is set. When the 8th clock is risen while RDRF is 1, the overrun is detected and AL/OVE in ICSR is set. At this time, the previous reception data is retained in ICDRR.
4. To stop receiving when MST = 1, set RCVD in ICCR1 to 1, then read ICDRR. Then, SCL is fixed high after receiving the next byte data.




Figure 21.15 Receive Mode Operation Timing

21.4.7 Noise Canceler

The logic levels at the SCL and SDA pins are routed through noise cancelers before being latched internally. Figure 21.16 shows a block diagram of the noise canceler circuit.

The noise canceler consists of two cascaded latches and a match detector. The SCL (or SDA) input signal is sampled on the system clock, but is not passed forward to the next circuit unless the outputs of both latches agree. If they do not agree, the previous value is held.




Figure 21.16 Block Diagram of Noise Canceler

21.4.8 Example of Use

Flowcharts in respective modes that use the I²C bus interface are shown in figures 21.17 to 21.20.




Figure 21.17 Sample Flowchart for Master Transmit Mode




Figure 21.18 Sample Flowchart for Master Receive Mode




Figure 21.19 Sample Flowchart for Slave Transmit Mode




Figure 21.20 Sample Flowchart for Slave Receive Mode

21.5 Interrupt Request

There are six interrupt requests in this module; transmit data empty, transmit end, receive data full, NACK receive, STOP recognition, and arbitration lost/overrun. Table 21.3 shows the contents of each interrupt request.

Table 21.3 Interrupt Requests

Interrupt Request	Abbreviation	Interrupt Condition	I ² C Mode	Clocked Synchronous Mode
Transmit Data Empty	TXI	(TDRE=1) • (TIE=1)	○	○
Transmit End	TEI	(TEND=1) • (TEIE=1)	○	○
Receive Data Full	RXI	(RDRF=1) • (RIE=1)	○	○
STOP Recognition	STPI	(STOP=1) • (STIE=1)	○	×
NACK Receive	NAKI	{(NACKF=1)+(AL=1)} • (NAKIE=1)	○	×
Arbitration Lost/Overrun			○	○

When interrupt conditions described in table 21.3 are 1 and the I bit in CCR is 0, the CPU executes interrupt exception processing. Interrupt sources should be cleared in the exception processing. TDRE and TEND are automatically cleared to 0 by writing the transmit data to ICDRT. RDRF are automatically cleared to 0 by reading ICDRR. TDRE is set to 1 again at the same time when transmit data is written to ICDRT. When TDRE is cleared to 0, then an excessive data of one byte may be transmitted.

Section 22 Power-On Reset Circuit

This LSI has an on-chip power-on reset circuit. A block diagram of the power-on reset circuit is shown in figure 22.1.

22.1 Feature

- Power-on reset circuit

An internal reset signal is generated at turning the power on by externally connecting a capacitor.




Figure 22.1 Power-On Reset Circuit

22.2 Operation

22.2.1 Power-On Reset Circuit

The operation timing of the power-on reset circuit is shown in figure 22.2. As the power supply voltage rises, the capacitor, which is externally connected to the $\overline{\text{RES}}$ pin, is gradually charged through the on-chip pull-up resistor (100 k Ω). The low level of the $\overline{\text{RES}}$ pin is sent to the chip and the whole chip is reset. When the level of the $\overline{\text{RES}}$ pin reaches to the predetermined level, a voltage detection circuit detects it. Then a 3-bit counter starts counting up. When the 3-bit counter counts ϕ for 8 times, an overflow signal is generated and an internal reset signal is cleared.

The noise cancellation circuit of approximately 100 ns is incorporated to prevent the incorrect operation of the chip by noise on the $\overline{\text{RES}}$ pin.

The capacitance ($C_{\overline{\text{RES}}}$) which is connected to the $\overline{\text{RES}}$ pin can be computed using the following formula; where the power supply rise time (t_{vtr}) = 5 ms, the $\overline{\text{RES}}$ rise time ($t_{\text{vtr}} \times 2$) = 10 ms, and the on-chip resistor = 10 k Ω . For details, refer to section 25, Electrical Characteristics.

$$C = \frac{10\text{ms}}{100\text{k}\Omega} = 0.1\mu\text{F}$$

Note that the power supply voltage (V_{cc}) must fall below $V_{\text{por}} = 100 \text{ mV}$ and rise after charge on the $\overline{\text{RES}}$ pin is removed. To remove charge on the $\overline{\text{RES}}$ pin, it is recommended that the diode should be placed near V_{cc} . If the power supply voltage (V_{cc}) rises from the point above V_{por} , a power-on reset may not occur.




Figure 22.2 Power-On Reset Circuit Operation Timing

Section 23 Address Break

The address break simplifies on-board program debugging. It requests an address break interrupt when the set break condition is satisfied. The interrupt request is not affected by the I bit in CCR. Break conditions that can be set include instruction execution at a specific address and a combination of access and data at a specific address. With the address break function, the execution start point of a program containing a bug is detected and execution is branched to the correcting program. Use of module standby mode enables this module to be placed in standby mode independently when not used. (For details, refer to section 6.4, Module Standby Function.) Figure 23.1 shows a block diagram of the address break.




Figure 23.1 Block Diagram of Address Break

23.1 Register Descriptions

The address break has the following registers.

- Address break control register 2 (ABRKCR2)
- Address break status register 2 (ABRKSR2)
- Break address register 2 (BAR2H, BAR2L)
- Break data register 2 (BDR2H, BDR2L)

23.1.1 Address Break Control Register 2 (ABRKCR2)

ABRKCR2 sets address break conditions.

Bit	Bit Name	Initial Value	R/W	Description
7	RTINTE2	1	R/W	RTE Interrupt Enable When this bit is 0, the interrupt immediately after executing RTE is masked and then one instruction must be executed. When this bit is 1, the interrupt is not masked.
6	CSEL21	0	R/W	Condition Select 1 and 0
5	CSEL20	0	R/W	These bits set address break conditions. 00: Instruction execution cycle (no data comparison) 01: CPU data read cycle 10: CPU data write cycle 11: CPU data read/write cycle
4	ACMP22	0	R/W	Address Compare Condition Select 2 to 0
3	ACMP21	0	R/W	These bits set the comparison condition between the address set in BAR2 and the internal address bus.
2	ACMP20	0	R/W	000: Compares 16-bit addresses 001: Compares upper 12-bit addresses 010: Compares upper 8-bit addresses 011: Compares upper 4-bit addresses 1xx: Setting prohibited
1	DCMP21	0	R/W	Data Compare Condition Select 1 and 0
0	DCMP20	0	R/W	These bits set the comparison condition between the data set in BDR2 and the internal data bus. 00: No data comparison 01: Compares lower 8-bit data between BDR2L and data bus 10: Compares upper 8-bit data between BDR2H and data bus 11: Compares 16-bit data between BDR2 and data bus

[Legend] x: Don't care.

When an address break is set in the data read cycle or data write cycle, the data bus used will depend on the combination of the byte/word access and address. Table 23.1 shows the access and data bus used. When an I/O register space with an 8-bit data bus width is accessed in word size, a byte access is generated twice. For details on data widths of each register, see section 24.1, Register Addresses (Address Order).

Table 23.1 Access and Data Bus Used

	Word Access		Byte Access	
	Even Address	Odd Address	Even Address	Odd Address
ROM space	Upper 8 bits	Lower 8 bits	Upper 8 bits	Upper 8 bits
RAM space	Upper 8 bits	Lower 8 bits	Upper 8 bits	Upper 8 bits
I/O register with 8-bit data bus width	Upper 8 bits	Upper 8 bits	Upper 8 bits	Upper 8 bits
I/O register with 16-bit data bus width* ¹	Upper 8 bits	Lower 8 bits	—	—
I/O register with 16-bit data bus width* ²	Upper 8 bits	Lower 8 bits	Upper 8 bits	Upper 8 bits

Notes: 1. Registers whose addresses do not range from H'FF96 and H'FF97, and H'FFB8 to H'FFBB with 16-bit data bus width.
2. Registers whose addresses range from H'FF96 and H'FF97, and H'FFB8 to H'FFBB.

23.1.2 Address Break Status Register 2 (ABRKSR2)

ABRKSR2 consists of the address break interrupt flag and the address break interrupt enable bit.

Bit	Bit Name	Initial Value	R/W	Description
7	ABIF2	0	R/W	Address Break Interrupt Flag [Setting condition] When the condition set in ABRKCR2 is satisfied [Clearing condition] When 0 is written after ABIF=1 is read
6	ABIE2	0	R/W	Address Break Interrupt Enable When this bit is 1, an address break interrupt request is enabled.
5 to 0	—	All 1	—	Reserved These bits are always read as 1.

23.1.3 Break Address Registers 2 (BAR2H, BAR2L)

BAR2H and BAR2L are 16-bit read/write registers that set the address for generating an address break interrupt. When setting the address break condition to the instruction execution cycle, set the first byte address of the instruction. The initial value of this register is H'FFFF.

23.1.4 Break Data Registers 2 (BDR2H, BDR2L)

BDR2H and BDR2L are 16-bit read/write registers that set the data for generating an address break interrupt. BDR2H is compared with the upper 8-bit data bus. BDR2L is compared with the lower 8-bit data bus. When memory or registers are accessed by byte, the upper 8-bit data bus is used for even and odd addresses in the data transmission. Therefore, comparison data must be set in BDR2H for byte access. For word access, the data bus used depends on the address. See section 23.1.1, Address Break Control Register 2 (ABRKCR2), for details. The initial value of this register is undefined.

23.2 Operation

When the ABIF2 and ABIE2 bits in ABRKSR2 are set to 1, the address break function generates an interrupt request to the CPU. The ABIF2 bit in ABRKSR2 is set to 1 by the combination of the address set in BAR2, the data set in BDR2, and the conditions set in ABRKCR2. When the interrupt request is accepted, interrupt exception handling starts after the instruction being executed ends. The address break interrupt is not masked by the I bit in CCR of the CPU.

Figures 23.2 show the operation examples of the address break interrupt setting.

When the address break is specified in instruction execution cycle




Figure 23.2 Address Break Interrupt Operation Example (1)

When the address break is specified in the data read cycle




Figure 23.2 Address Break Interrupt Operation Example (2)

23.3 Operating States of Address Break

The operating states of the address break are shown in table 23.2.

Table 23.2 Operating States of Address Break

Operating Mode	Reset	Active	Sleep	Watch	Sub-active	Sub-sleep	Standby	Module Standby
ABRKCR2	Reset	Functions	Retained	Retained	Functions	Retained	Retained	Retained
ABRKSR2	Reset	Functions	Retained	Retained	Functions	Retained	Retained	Retained
BAR2H	Reset	Functions	Retained	Retained	Functions	Retained	Retained	Retained
BAR2L	Reset	Functions	Retained	Retained	Functions	Retained	Retained	Retained
BDR2H	Retained*	Functions	Retained	Retained	Functions	Retained	Retained	Retained
BDR2L	Retained*	Functions	Retained	Retained	Functions	Retained	Retained	Retained

Note: * Undefined at a power-on reset

Section 24 List of Registers

The register list gives information on the on-chip I/O register addresses, how the register bits are configured, and the register states in each operating mode. The information is given as shown below.

1. Register addresses (address order)
 - Registers are listed from the lower allocation addresses.
 - Registers are classified by functional modules.
 - The data bus width is indicated.
 - The number of access states is indicated.
2. Register bits
 - Bit configurations of the registers are described in the same order as the register addresses.
 - Reserved bits are indicated by — in the bit name column.
 - When registers consist of 16 bits, bits are described from the MSB side.
3. Register states in each operating mode
 - Register states are described in the same order as the register addresses.
 - The register states described here are for the basic operating modes. If there is a specific reset for an on-chip peripheral module, refer to the section on that on-chip peripheral module.

24.1 Register Addresses (Address Order)

The data bus width indicates the number of bits by which the register is accessed.

The number of access states indicates the number of states based on the specified reference clock.

Register Name	Abbreviation	Bit No.	Address	Module Name	Data Bus Width	Access State
Serial control register 4	SCR4	8	H'F00C	SCI4	8	2
Serial control/status register 4	SCSR4	8	H'F00D	SCI4	8	2
Transmit data register 4	TDR4	8	H'F00E	SCI4	8	2
Receive data register 4	RDR4	8	H'F00F	SCI4	8	2
Flash memory control register 1	FLMCR1	8	H'F020	ROM	8	2
Flash memory control register 2	FLMCR2	8	H'F021	ROM	8	2
Flash memory power control register	FLPWCR	8	H'F022	ROM	8	2
Erase block register1	EBR1	8	H'F023	ROM	8	2
Flash memory enable register	FENR	8	H'F02B	ROM	8	2
Timer start register	TSTR	8	H'F030	TPU	8	2
Timer synchro register	TSYR	8	H'F031	TPU	8	2
Timer control register_1	TCR_1	8	H'F040	TPU_1	8	2
Timer mode register_1	TMDR_1	8	H'F041	TPU_1	8	2
Timer I/O control register_1	TIOR_1	8	H'F042	TPU_1	8	2
Timer interrupt enable register_1	TIER_1	8	H'F044	TPU_1	8	2
Timer status register_1	TSR_1	8	H'F045	TPU_1	8	2
Timer counter_1	TCNT_1	16	H'F046	TPU_1	16	2
Timer general register A_1	TGRA_1	16	H'F048	TPU_1	16	2
Timer general register B_1	TGRB_1	16	H'F04A	TPU_1	16	2
Timer control register_2	TCR_2	8	H'F050	TPU_2	8	2
Timer mode register_2	TMDR_2	8	H'F051	TPU_2	8	2
Timer I/O control register_2	TIOR_2	8	H'F052	TPU_2	8	2
Timer interrupt enable register_2	TIER_2	8	H'F054	TPU_2	8	2
Timer status register_2	TSR_2	8	H'F055	TPU_2	8	2
Timer counter_2	TCNT_2	16	H'F056	TPU_2	16	2
Timer general register A_2	TGRA_2	16	H'F058	TPU_2	16	2
Timer general register B_2	TGRB_2	16	H'F05A	TPU_2	16	2

Register Name	Abbreviation	Bit No.	Address	Module Name	Data Bus Width	Access State
A/D control register	ADCR	8	H'F060	$\Delta\Sigma$ A/D converter	8	2
A/D start/status register	ADSSR	8	H'F061	$\Delta\Sigma$ A/D converter	8	2
A/D data register	ADDR	16	H'F062	$\Delta\Sigma$ A/D converter	16	2
RTC interrupt flag register	RTCFLG	8	H'F067	RTC	8	2
Second data register/free running counter data register	RSECDR	8	H'F068	RTC	8	2
Minute data register	RMINDR	8	H'F069	RTC	8	2
Hour data register	RHRDR	8	H'F06A	RTC	8	2
Day-of-week data register	RWKDR	8	H'F06B	RTC	8	2
RTC control register 1	RTCCR1	8	H'F06C	RTC	8	2
RTC control register 2	RTCCR2	8	H'F06D	RTC	8	2
SUB32k control register	SUB32CR	8	H'F06E	Clock pulse generator	8	2
Clock source select register	RTCCSR	8	H'F06F	RTC	8	2
I ² C bus control register 1	ICCR1	8	H'F078	IIC2	8	2
I ² C bus control register 2	ICCR2	8	H'F079	IIC2	8	2
I ² C bus mode register	ICMR	8	H'F07A	IIC2	8	2
I ² C bus interrupt enable register	ICIER	8	H'F07B	IIC2	8	2
I ² C bus status register	ICSR	8	H'F07C	IIC2	8	2
Slave address register	SAR	8	H'F07D	IIC2	8	2
I ² C bus transmit data register	ICDRT	8	H'F07E	IIC2	8	2
I ² C bus receive data register	ICDRR	8	H'F07F	IIC2	8	2
Interrupt priority register A	IPRA	8	H'F080	Interrupts	8	2
Interrupt priority register B	IPRB	8	H'F081	Interrupts	8	2
Interrupt priority register C	IPRC	8	H'F082	Interrupts	8	2
Interrupt priority register D	IPRD	8	H'F083	Interrupts	8	2
Interrupt priority register E	IPRE	8	H'F084	Interrupts	8	2
Address break control register 2	ABRKCR2	8	H'F096	Address break	8	2
Address break status register 2	ABRKSR2	8	H'F097	Address break	8	2
Break address register 2H	BAR2H	8	H'F098	Address break	8	2
Break address register 2L	BAR2L	8	H'F099	Address break	8	2

Register Name	Abbreviation	Bit No.	Address	Module Name	Data Bus Width	Access State
Break data register 2H	BDR2H	8	H'F09A	Address break	8	2
Break data register 2L	BDR2L	8	H'F09B	Address break	8	2
Event counter PWM compare register	ECPWCR	16	H'FF8C	AEC* ¹	16	2
Event counter PWM data register	ECPWDR	16	H'FF8E	AEC* ¹	16	2
Wakeup edge select register	WEGR	8	H'FF90	Interrupts	8	2
Serial port control register	SPCR	8	H'FF91	SCI3	8	2
Input pin edge select register	AEGSR	8	H'FF92	AEC* ¹	8	2
Event counter control register	ECCR	8	H'FF94	AEC* ¹	8	2
Event counter control/status register	ECCSR	8	H'FF95	AEC* ¹	8	2
Event counter H	ECH	8	H'FF96	AEC* ¹	8	2
Event counter L	ECL	8	H'FF97	AEC* ¹	8	2
Serial mode register 3_1	SMR3_1	8	H'FF98	SCI3_1	8	3
Bit rate register 3_1	BRR3_1	8	H'FF99	SCI3_1	8	3
Serial control register 3_1	SCR3_1	8	H'FF9A	SCI3_1	8	3
Transmit data register 3_1	TDR3_1	8	H'FF9B	SCI3_1	8	3
Serial status register 3_1	SSR3_1	8	H'FF9C	SCI3_1	8	3
Receive data register 3_1	RDR3_1	8	H'FF9D	SCI3_1	8	3
LCD port control register	LPCR	8	H'FFA0	LCD* ³	8	2
LCD control register	LCR	8	H'FFA1	LCD* ³	8	2
LCD control register 2	LCR2	8	H'FFA2	LCD* ³	8	2
LCD trimming register	LTRMR	8	H'FFA3	LCD* ³	8	2
BGR control register	BGRMR	8	H'FFA4	LCD* ³	8	2
IrDA control register	IrCR	8	H'FFA7	IrDA	8	3
Serial mode register 3_2	SMR3_2	8	H'FFA8	SCI3_2	8	3
Bit rate register 3_2	BRR3_2	8	H'FFA9	SCI3_2	8	3
Serial control register 3_2	SCR3_2	8	H'FFAA	SCI3_2	8	3
Transmit data register 3_2	TDR3_2	8	H'FFAB	SCI3_2	8	3
Serial status register 3_2	SSR3_2	8	H'FFAC	SCI3_2	8	3
Receive data register 3_2	RDR3_2	8	H'FFAD	SCI3_2	8	3
Timer mode register WD	TMWD	8	H'FFB0	WDT* ²	8	2
Timer control/status register WD1	TCSRWD1	8	H'FFB1	WDT* ²	8	2
Timer control/status register WD2	TCSRWD2	8	H'FFB2	WDT* ²	8	2

Register Name	Abbreviation	Bit No.	Address	Module Name	Data Bus Width	Access State
Timer counter WD	TCWD	8	H'FFB3	WDT* ²	8	2
Timer control register F	TCRF	8	H'FFB6	Timer F	8	2
Timer control/status register F	TCSRF	8	H'FFB7	Timer F	8	2
8-bit timer counter FH	TCFHH	8	H'FFB8	Timer F	8	2
8-bit timer counter FL	TCFL	8	H'FFB9	Timer F	8	2
Output compare register FH	OCRFH	8	H'FFBA	Timer F	8	2
Output compare register FL	OCRFL	8	H'FFBB	Timer F	8	2
A/D result register	ADRR	16	H'FFBC	A/D converter	16	2
A/D mode register	AMR	8	H'FFBE	A/D converter	8	2
A/D start register	ADSR	8	H'FFBF	A/D converter	8	2
Port mode register 1	PMR1	8	H'FFC0	I/O ports	8	2
Oscillator Control Register	OSCCR	8	H'FFC1	Clock pulse generator	8	2
Port mode register 3	PMR3	8	H'FFC2	I/O ports	8	2
Port mode register 4	PMR4	8	H'FFC3	I/O ports	8	2
Port mode register 5	PMR5	8	H'FFC4	I/O ports	8	2
Port mode register 9	PMR9	8	H'FFC8	I/O ports	8	2
Port mode register B	PMRB	8	H'FFCA	I/O ports	8	2
PWM2 control register	PWCR22	8	H'FFCD	14-bit PWM	8	2
PWM2 data register	PWDR2	16	H'FFCE	14-bit PWM	16	2
PWM1 control register	PWCR1	8	H'FFD0	14-bit PWM	8	2
PWM1 data register	PWDR1	16	H'FFD2	14-bit PWM	16	2
Port data register 1	PDR1	8	H'FFD4	I/O ports	8	2
Port data register 3	PDR3	8	H'FFD6	I/O ports	8	2
Port data register 4	PDR4	8	H'FFD7	I/O ports	8	2
Port data register 5	PDR5	8	H'FFD8	I/O ports	8	2
Port data register 6	PDR6	8	H'FFD9	I/O ports	8	2
Port data register 7	PDR7	8	H'FFDA	I/O ports	8	2
Port data register 8	PDR8	8	H'FFDB	I/O ports	8	2
Port data register 9	PDR9	8	H'FFDC	I/O ports	8	2
Port data register A	PDRA	8	H'FFDD	I/O ports	8	2
Port data register B	PDRB	8	H'FFDE	I/O ports	8	2
Port pull-up control register 1	PUCR1	8	H'FFE0	I/O ports	8	2

Register Name	Abbreviation	Bit No.	Address	Module Name	Data Bus Width	Access State
Port pull-up control register 3	PUCR3	8	H'FFE1	I/O ports	8	2
Port pull-up control register 5	PUCR5	8	H'FFE2	I/O ports	8	2
Port pull-up control register 6	PUCR6	8	H'FFE3	I/O ports	8	2
Port control register 1	PCR1	8	H'FFE4	I/O ports	8	2
Port control register 3	PCR3	8	H'FFE6	I/O ports	8	2
Port control register 4	PCR4	8	H'FFE7	I/O ports	8	2
Port control register 5	PCR5	8	H'FFE8	I/O ports	8	2
Port control register 6	PCR6	8	H'FFE9	I/O ports	8	2
Port control register 7	PCR7	8	H'FFEA	I/O ports	8	2
Port control register 8	PCR8	8	H'FFEB	I/O ports	8	2
Port control register 9	PCR9	8	H'FFEC	I/O ports	8	2
Port control register A	PCRA	8	H'FFED	I/O ports	8	2
System control register 1	SYSCR1	8	H'FFF0	System	8	2
System control register 2	SYSCR2	8	H'FFF1	System	8	2
IRQ edge select register	IEGR	8	H'FFF2	Interrupts	8	2
Interrupt enable register 1	IENR1	8	H'FFF3	Interrupts	8	2
Interrupt enable register 2	IENR2	8	H'FFF4	Interrupts	8	2
Interrupt mask register	INTM	8	H'FFF5	Interrupts	8	2
Interrupt request register 1	IRR1	8	H'FFF6	Interrupts	8	2
Interrupt request register 2	IRR2	8	H'FFF7	Interrupts	8	2
Wakeup interrupt request register	IWPR	8	H'FFF9	Interrupts	8	2
Clock stop register 1	CKSTPR1	8	H'FFFA	System	8	2
Clock stop register 2	CKSTPR2	8	H'FFFB	System	8	2

Notes: 1. AEC: Asynchronous event counter
2. WDT: Watchdog timer
3. LCD: LCD controller/driver

24.2 Register Bits

Register bit names of the on-chip peripheral modules are described below.

Register Abbreviation	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Module Name
SCR4	TIE	RIE	TEIE	SOL	SOLP	SRES	TE	RE	SCI4
SCSR4	TDRE	RDRF	ORER	TEND	CKS3	CKS2	CKS1	CKS0	
TDR4	TDR47	TDR46	TDR45	TDR44	TDR43	TDR42	TDR41	TDR40	
RDR4	RDR47	RDR46	RDR45	RDR44	RDR43	RDR42	RDR41	RDR40	
FLMCR1	—	SWE	ESU	PSU	EV	PV	E	P	ROM
FLMCR2	FLER	—	—	—	—	—	—	—	
FLPWCR	PDWND	—	—	—	—	—	—	—	
EBR1	—	EB6	EB5	EB4	EB3	EB2	EB1	EB0	
FENR	FLSHE	—	—	—	—	—	—	—	TPU
TSTR	—	—	—	—	—	CST2	CST1	—	
TSYR	—	—	—	—	—	SYNC2	SYNC1	—	
TCR_1	—	CCLR1	CCLR0	CKEG1	CKEG0	TPSC2	TPSC1	TPSC0	
TMDR_1	—	—	—	—	—	—	MD1	MD0	TPU_1
TIOR_1	IOB3	IOB2	IOB1	IOB0	IOA3	IOA2	IOA1	IOA0	
TIER_1	—	—	—	TCIEV	—	—	TGIEB	TGIEA	
TSR_1_	—	—	—	TCFV	—	—	TGFB	TGFA	
TCNT_1	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8	
	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	
TGRA_1	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8	
	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	
TGRB_1	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8	
	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	
TCR_2	—	CCLR1	CCLR0	CKEG1	CKEG0	TPSC2	TPSC1	TPSC0	TPU_2
TMDR_2	—	—	—	—	—	—	MD1	MD0	
TIOR_2	IOB3	IOB2	IOB1	IOB0	IOA3	IOA2	IOA1	IOA0	
TIER_2	—	—	—	TCIEV	—	—	TGIEB	TGIEA	
TSR_2	—	—	—	TCFV	—	—	TGFB	TGFA	

Register Abbreviation	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Module Name
TCNT_2	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8	TPU_2
	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	
TGRA_2	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8	
	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	
TGRB_2	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8	
	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	
ADCR	MOD	OVS2	OVS1	OVS0	VREF1	VREF0	PGA1	PGA0	$\Delta\Sigma$ A/D converter
ADSSR	ADS	ADST	AIN1	AIN0	BYPGA	—	—	—	
ADDR	ADD13	ADD12	ADD11	ADD10	ADD9	ADD8	ADD7	ADD6	
	ADD5	ADD4	ADD3	ADD2	ADD1	ADD0	—	—	
RTCFLG	FOIFG	WKIFG	DYIFG	HRIFG	MNIFG	SEIFG	05SEIFG	025SEIFG	RTC
RSECDR	BSY	SC12	SC11	SC10	SC03	SC02	SC01	SC00	
RMINDR	BSY	MN12	MN11	MN10	MN03	MN02	MN01	MN00	
RHRDR	BSY	—	HR11	HR10	HR03	HR02	HR01	HR00	
RWKDR	BSY	—	—	—	—	WK2	WK1	WK0	
RTCCR1	RUN	12/24	PM	RST	—	—	—	—	
RTCCR2	FOIE	WKIE	DYIE	HRIE	MNIE	1SEIE	05SEIE	025SEIE	
SUB32CR	32KSTOP	—	—	—	—	—	—	—	Clock pulse generator
RTCCSR	—	RCS6	RCS5	SUB32K	RCS3	RCS2	RCS1	RCS0	RTC
ICCR1	ICE	RCVD	MST	TRS	CKS3	CKS2	CKS1	CKS0	IIC2
ICCR2	BBSY	SCP	SDAO	SDAOP	SCLO	—	IICRST	—	
ICMR	MLS	WAIT	—	—	BCWP	BC2	BC1	BC0	
ICIER	TIE	TEIE	RIE	NAKIE	STIE	ACKE	ACKBR	ACKBT	
ICSR	TDRE	TEND	RDRF	NACKF	STOP	AL/OVE	AAS	ADZ	
SAR	SVA6	SVA5	SVA4	SVA3	SVA2	SVA1	SVA0	FS	
ICDRT	ICDRT7	ICDRT6	ICDRT5	ICDRT4	ICDRT3	ICDRT2	ICDRT1	ICDRT0	
ICDRR	ICDRR7	ICDRR6	ICDRR5	ICDRR4	ICDRR3	ICDRR2	ICDRR1	ICDRR0	
A	IPRA7	IPRA6	IPRA5	IPRA4	IPRA3	IPRA2	IPRA1	IPRA0	Interrupts
IPRB	IPRB7	IPRB6	IPRB5	IPRB4	IPRB3	IPRB2	IPRB1	IPRB0	
IPRC	IPRC7	IPRC6	IPRC5	IPRC4	IPRC3	IPRC2	IPRC1	IPRC0	
IPRD	IPRD7	IPRD6	IPRD5	IPRD4	IPRD3	IPRD2	IPRD1	IPRD0	
IPRE	IPRE7	IPRE6	IPRE5	IPRE4	—	—	—	—	

Register Abbreviation	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Module Name
ABRKCR2	RTINTE2	CSEL21	CSEL20	ACMP22	ACMP21	ACMP20	DCMP21	DCMP20	Address break
ABRKSR2	ABIF2	ABIE2	—	—	—	—	—	—	
BAR2H	BARH27	BARH26	BARH25	BARH24	BARH23	BARH22	BARH21	BARH20	
BAR2L	BARL27	BARL26	BARL25	BARL24	BARL23	BARL22	BARL21	BARL20	
BDR2H	BDRH27	BDRH26	BDRH25	BDRH24	BDRH23	BDRH22	BDRH21	BDRH20	
BDR2L	BDRL27	BDRL26	BDRL25	BDRL24	BDRL23	BDRL22	BDRL21	BDRL20	
ECPWCR	ECPWCR15	ECPWCR14	ECPWCR13	ECPWCR12	ECPWCR11	ECPWCR10	ECPWCR9	ECPWCR8	AEC* ¹
	ECPWCR7	ECPWCR6	ECPWCR5	ECPWCR4	ECPWCR3	ECPWCR2	ECPWCR1	ECPWCR0	
ECPWDR	ECPWDR15	ECPWDR14	ECPWDR13	ECPWDR12	ECPWDR11	ECPWDR10	ECPWDR9	ECPWDR8	
	ECPWDR7	ECPWDR6	ECPWDR5	ECPWDR4	ECPWDR3	ECPWDR2	ECPWDR1	ECPWDR0	
WEGR	WKEGS7	WKEGS6	WKEGS5	WKEGS4	WKEGS3	WKEGS2	WKEGS1	WKEGS0	Interrupts
SPCR	—	—	SPC32	SPC31	SCINV3	SCINV2	SCINV1	SCINV0	SCI3
AEGSR	AHEGS1	AHEGS0	ALEGS1	ALEGS0	AIEGS1	AIEGS0	ECPWME	—	AEC* ¹
ECCR	ACKH1	ACKH0	ACKL1	ACKL0	PWCK2	PWCK1	PWCK0	—	
ECCSR	OVH	OVL	—	CH2	CUEH	CUEL	CRCH	CRCL	
ECH	ECH7	ECH6	ECH5	ECH4	ECH3	ECH2	ECH1	ECH0	
ECL	ECL7	ECL6	ECL5	ECL4	ECL3	ECL2	ECL1	ECL0	
SMR3_1	COM	CHR	PE	PM	STOP	MP	CKS1	CKS0	SCI3_1
BRR3_1	BRR7	BRR6	BRR5	BRR4	BRR3	BRR2	BRR1	BRR0	
SCR3_1	TIE	RIE	TE	RE	MPIE	TEIE	CKE1	CKE0	
TDR3_1	TDR7	TDR6	TDR5	TDR4	TDR3	TDR2	TDR1	TDR0	
SSR3_1	TDRE	RDRF	OER	FER	PER	TEND	MPBR	MPBT	
RDR3_1	RDR7	RDR6	RDR5	RDR4	RDR3	RDR2	RDR1	RDR0	
LPCR	DTS1	DTS0	CMX	—	SGS3	SGS2	SGS1	SGS0	LCD* ³
LCR	—	PSW	ACT	DISP	CKS3	CKS2	CKS1	CKS0	
LCR2	LCDAB	HCKS	CHG	SUPS	—	—	—	—	
LTRMR	TRM3	TRM2	TRM1	TRM0	—	CTRM2	CTRM1	CTRM0	
BGRMR	BGRSTPN	—	—	—	—	BTRM2	BTRM1	BTRM0	
IrCR	IrE	IrCKS2	IrCKS1	IrCKS0	—	—	—	—	IrDA

Register Abbreviation	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Module Name
SMR3_2	COM32	CHR32	PE32	PM32	STOP32	MP32	CKS321	CKS320	SCI3_2
BRR3_2	BRR327	BRR326	BRR325	BRR324	BRR323	BRR322	BRR321	BRR320	
SCR3_2	TIE32	RIE32	TE32	RE32	MPIE32	TEIE32	CKE321	CKE320	
TDR3_2	TDR327	TDR326	TDR325	TDR324	TDR323	TDR322	TDR321	TDR320	
SSR3_2	TDRE32	RDRF32	OER32	FER32	PER32	TEND32	MPBR32	MPBT32	
RDR3_2	RDR327	RDR326	RDR325	RDR324	RDR323	RDR322	RDR321	RDR320	
TMWD	—	—	—	—	CKS3	CKS2	CKS1	CKS0	WDT* ²
TCSRWD1	B6WI	TCWE	B4WI	TCSRWE	B2WI	WDON	BOWI	WRST	
TCSRWD2	OVF	B5WI	WT/IT	B3WI	IEOVF	—	—	—	
TCWD	TCW7	TCW6	TCW5	TCW4	TCW3	TCW2	TCW1	TCW0	
TCRF	TOLH	CKSH2	CKSH1	CKSH0	TOLL	CKSL2	CKSL1	CKSL0	Timer F
TCSRF	OVFH	CMFH	OVIEH	CCLRH	OVFL	CMFL	OVIEL	CCLRL	
TCFH	TCFH7	TCFH6	TCFH5	TCFH4	TCFH3	TCFH2	TCFH1	TCFH0	
TCFL	TCFL7	TCFL6	TCFL5	TCFL4	TCFL3	TCFL2	TCFL1	TCFL0	
OCRFH	OCRFH7	OCRFH6	OCRFH5	OCRFH4	OCRFH3	OCRFH2	OCRFH1	OCRFH0	
OCRFL	OCRFL7	OCRFL6	OCRFL5	OCRFL4	OCRFL3	OCRFL2	OCRFL1	OCRFL0	
ADRR	ADR9	ADR8	ADR7	ADR6	ADR5	ADR4	ADR3	ADR2	A/D converter
	ADR1	ADR0	—	—	—	—	—	—	
AMR	CKS	TRGE	—	—	CH3	CH2	CH1	CH0	
ADSR	ADSF	—	—	—	—	—	—	—	
PMR1	—	—	—	—	—	—	AEVL	AEVH	I/O ports
OSCCR	—	—	—	—	—	IRQAECF	OSCF	—	Clock pulse generator
PMR3	—	—	—	—	—	—	—	TMOW	I/O ports
PMR4	—	—	—	—	—	—	TMOFH	TMOFL	
PMR5	WKP7	WKP6	WKP5	WKP4	WKP3	WKP2	WKP1	WKP0	
PMR9	—	—	—	—	—	IRQ4	PWM2	PWM1	
PMRB	—	—	—	ADTSTCHG	—	IRQ3	IRQ1	IRQ0	
PWCR22	—	—	—	—	—	PWCR22	PWCR21	PWCR20	14-bit PWM
PWDR2	—	—	PWDR213	PWDR212	PWDR211	PWDR210	PWDR29	PWDR28	
	PWDR27	PWDR26	PWDR25	PWDR24	PWDR23	PWDR22	PWDR21	PWDR20	
PWCR1	—	—	—	—	—	PWCR12	PWCR11	PWCR10	
PWDR1	—	—	PWDR113	PWDR112	PWDR111	PWDR110	PWDR19	PWDR18	
	PWDR17	PWDR16	PWDR15	PWDR14	PWDR13	PWDR12	PWDR11	PWDR10	

Register	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Module Name
PDR1	—	P16	P15	P14	P13	P12	P11	P10	I/O ports
PDR3	P37	P36	—	—	—	P32	P31	P30	
PDR4	—	—	—	—	—	P42	P41	P40	
PDR5	P57	P56	P55	P54	P53	P52	P51	P50	
PDR6	P67	P66	P65	P64	P63	P62	P61	P60	
PDR7	P77	P76	P75	P74	P73	P72	P71	P70	
PDR8	P87	P86	P85	P84	P83	P82	P81	P80	
PDR9	—	—	—	—	P93	P92	P91	P90	
PDRA	—	—	—	—	PA3	PA2	PA1	PA0	
PDRB	PB7	PB6	PB5	—	—	PB2	PB1	PB0	
PUCR1	—	PUCR16	PUCR15	PUCR14	PUCR13	PUCR12	PUCR11	PUCR10	
PUCR3	PUCR37	PUCR36	—	—	—	—	—	PUCR30	
PUCR5	PUCR57	PUCR56	PUCR55	PUCR54	PUCR53	PUCR52	PUCR51	PUCR50	
PUCR6	PUCR67	PUCR66	PUCR65	PUCR64	PUCR63	PUCR62	PUCR61	PUCR60	
PCR1	—	PCR16	PCR15	PCR14	PCR13	PCR12	PCR11	PCR10	
PCR3	PCR37	PCR36	—	—	—	PCR32	PCR31	PCR30	
PCR4	—	—	—	—	—	PCR42	PCR41	PCR40	
PCR5	PCR57	PCR56	PCR55	PCR54	PCR53	PCR52	PCR51	PCR50	
PCR6	PCR67	PCR66	PCR65	PCR64	PCR63	PCR62	PCR61	PCR60	
PCR7	PCR77	PCR76	PCR75	PCR74	PCR73	PCR72	PCR71	PCR70	
PCR8	PCR87	PCR86	PCR85	PCR84	PCR83	PCR82	PCR81	PCR80	
PCR9	—	—	—	—	PCR93	PCR92	PCR91	PCR90	
PCRA	—	—	—	—	PCRA3	PCRA2	PCRA1	PCRA0	
SYSCR1	SSBY	STS2	STS1	STS0	LSON	TMA3	MA1	MA0	
SYSCR2	—	—	—	NESEL	DTON	MSON	SA1	SA0	
IEGR	NMIEG	TMIFG	ADTRGNEG	IEG4	IEG3	—	IEG1	IEG0	Interrupts
IENR1	IENRTC	—	IENWP	IEN4	IEN3	IENEC2	IEN1	IEN0	
IENR2	IENDT	IENAD	IENSAD	—	IENTFH	IENTFL	—	IENEC	
INTM	—	—	—	—	—	—	INTM1	INTM0	
IRR1	—	—	—	IRR4	IRR3	IRREC2	IRRI1	IRRI0	
IRR2	IRRDIT	IRRAD	IRRSAD	—	IRRTFH	IRRTFL	—	IRREC	
IWPR	IWPF7	IWPF6	IWPF5	IWPF4	IWPF3	IWPF2	IWPF1	IWPF0	

Register									Module
Abbreviation	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Name
CKSTPR1	S4CKSTP *4	S31CKSTP	S32CKSTP	ADCKSTP	—	TFCKSTP	FROMCKSTP*4	RTCKSTP	System
CKSTPR2	ADBACKST P	TPUCKSTP	IICCKSTP	PW2CKSTP	AECCKSTP	WDCKSTP	PW1CKSTP	LDCKSTP	

- Notes:
1. AEC: Asynchronous event counter
 2. WDT: Watchdog timer
 3. LCD: LCD controller/driver
 4. This bit is available only for the flash memory version. In the masked ROM version, this bit is reserved.

24.3 Register States in Each Operating Mode

Register Abbreviation	Reset	Active	Sleep	Watch	Subactive	Subsleep	Standby	Module
SCR4	—	—	—	—	—	—	—	SCR4
SCSR4	—	—	—	—	—	—	—	
TDR4	—	—	—	—	—	—	—	
RDR4	—	—	—	—	—	—	—	
FLMCR1	Initialized	—	—	—	—	—	Initialized	ROM
FLMCR2	Initialized	—	—	—	—	—	—	
FLPWCR	Initialized	—	—	—	—	—	—	
EBR1	Initialized	—	—	—	—	—	Initialized	
FENR	Initialized	—	—	—	—	—	—	TPU
TSTR	Initialized	—	—	—	—	—	Initialized	
TSYR	Initialized	—	—	—	—	—	Initialized	
TCR_1	Initialized	—	—	—	—	—	Initialized	
TMDR_1	Initialized	—	—	—	—	—	Initialized	TPU_1
TIOR_1	Initialized	—	—	—	—	—	Initialized	
TIER_1	Initialized	—	—	—	—	—	Initialized	
TSR_1_	Initialized	—	—	—	—	—	Initialized	
TCNT_1	Initialized	—	—	—	—	—	Initialized	TPU_2
TGRA_1	Initialized	—	—	—	—	—	Initialized	
TGRB_1	Initialized	—	—	—	—	—	Initialized	
TCR_2	Initialized	—	—	—	—	—	Initialized	
TMDR_2	Initialized	—	—	—	—	—	Initialized	TPU_2
TIOR_2	Initialized	—	—	—	—	—	Initialized	
TIER_2	Initialized	—	—	—	—	—	Initialized	
TSR_2	Initialized	—	—	—	—	—	Initialized	
TCNT_2	Initialized	—	—	—	—	—	Initialized	TPU_2
TGRA_2	Initialized	—	—	—	—	—	Initialized	
TGRB_2	Initialized	—	—	—	—	—	Initialized	
ADCR	Initialized	—	—	—	—	—	—	
ADSSR	Initialized	—	—	—	—	—	—	$\Delta\Sigma$ A/D converter
ADDR	—	—	—	—	—	—	—	

Register Abbreviation	Reset	Active	Sleep	Watch	Subactive	Subsleep	Standby	Module
RTCFLG	Initialized	—	—	—	—	—	—	RTC
RSECDR	Initialized	—	—	—	—	—	—	
RMINDR	Initialized	—	—	—	—	—	—	
RHRDR	Initialized	—	—	—	—	—	—	
RWKDR	—	—	—	—	—	—	—	
RTCCR1	—	—	—	—	—	—	—	
RTCCR2	—	—	—	—	—	—	—	
SUB32CR	Initialized	—	—	—	—	—	—	Clock pulse generator
RTCCSR	Initialized	—	—	—	—	—	—	RTC
ICCR1	Initialized	—	—	—	—	—	—	IIC2
ICCR2	Initialized	—	—	—	—	—	—	
ICMR	Initialized	—	—	—	—	—	—	
ICIER	Initialized	—	—	—	—	—	—	
ICSR	Initialized	—	—	—	—	—	—	
SAR	Initialized	—	—	—	—	—	—	
ICDRT	Initialized	—	—	—	—	—	—	
ICDRR	Initialized	—	—	—	—	—	—	Interrupts
IPRA	Initialized	—	—	—	—	—	—	
IPRB	Initialized	—	—	—	—	—	—	
IPRC	Initialized	—	—	—	—	—	—	
IPRD	Initialized	—	—	—	—	—	—	
IPRE	Initialized	—	—	—	—	—	—	Address break
ABRKCR2	Initialized	—	—	—	—	—	—	
ABRKSR2	Initialized	—	—	—	—	—	—	
BAR2H	Initialized	—	—	—	—	—	—	
BAR2L	Initialized	—	—	—	—	—	—	
BDR2H	—	—	—	—	—	—	—	AEC*1
BDR2L	—	—	—	—	—	—	—	
ECPWCR	Initialized	—	—	—	—	—	—	
ECPWDR	Initialized	—	—	—	—	—	—	Interrupts
WEGR	Initialized	—	—	—	—	—	—	
SPCR	Initialized	—	—	—	—	—	—	SCI3

Register	Abbreviation	Reset	Active	Sleep	Watch	Subactive	Subsleep	Standby	Module
AECSR	Initialized	—	—	—	—	—	—	—	AEC* ¹
ECCR	Initialized	—	—	—	—	—	—	—	
ECCSR	Initialized	—	—	—	—	—	—	—	
ECH	Initialized	—	—	—	—	—	—	—	
ECL	Initialized	—	—	—	—	—	—	—	
SMR3_1	Initialized	—	—	Initialized	—	—	—	Initialized	SCI3_1
BRR3_1	Initialized	—	—	Initialized	—	—	—	Initialized	
SCR3_1	Initialized	—	—	Initialized	—	—	—	Initialized	
TDR3_1	Initialized	—	—	Initialized	—	—	—	Initialized	
SSR3_1	Initialized	—	—	Initialized	—	—	—	Initialized	
RDR3_1	Initialized	—	—	Initialized	—	—	—	Initialized	LCD* ³
LPCR	Initialized	—	—	—	—	—	—	—	
LCR	Initialized	—	—	—	—	—	—	—	
LCR2	Initialized	—	—	—	—	—	—	—	
LTRMR	Initialized	—	—	—	—	—	—	—	
BGRMR	Initialized	—	—	—	—	—	—	—	IrDA
IrCR	Initialized	—	—	Initialized	—	—	—	Initialized	
SMR3_2	Initialized	—	—	Initialized	—	—	—	Initialized	SCI3_2
BRR3_2	Initialized	—	—	Initialized	—	—	—	Initialized	
SCR3_2	Initialized	—	—	Initialized	—	—	—	Initialized	
TDR3_2	Initialized	—	—	Initialized	—	—	—	Initialized	
SSR3_2	Initialized	—	—	Initialized	—	—	—	Initialized	
RDR3_2	Initialized	—	—	Initialized	—	—	—	Initialized	WDT* ²
TMWD	Initialized	—	—	—	—	—	—	—	
TCSRWD1	Initialized	—	—	—	—	—	—	—	
TCSRWD2	Initialized	—	—	—	—	—	—	—	
TCWD	Initialized	—	—	—	—	—	—	—	
TCRF	Initialized	—	—	—	—	—	—	—	Timer F
TCSRF	Initialized	—	—	—	—	—	—	—	
TCFHH	Initialized	—	—	—	—	—	—	—	
TCFL	Initialized	—	—	—	—	—	—	—	
OCRFH	Initialized	—	—	—	—	—	—	—	
OCRFL	Initialized	—	—	—	—	—	—	—	

Register Abbreviation	Reset	Active	Sleep	Watch	Subactive	Subsleep	Standby	Module
ADRR	—	—	—	—	—	—	—	A/D converter
AMR	Initialized	—	—	—	—	—	—	
ADSR	Initialized	—	—	—	—	—	—	
PMR1	Initialized	—	—	—	—	—	—	I/O ports
PMR3	Initialized	—	—	—	—	—	—	
PMR4	Initialized	—	—	—	—	—	—	
PMR5	Initialized	—	—	—	—	—	—	
PMR9	Initialized	—	—	—	—	—	—	
PMRB	Initialized	—	—	—	—	—	—	
PWCR2	Initialized	—	—	—	—	—	—	14-bit PWM
PWDR2	Initialized	—	—	—	—	—	—	
PWCR1	Initialized	—	—	—	—	—	—	
PWDR1	Initialized	—	—	—	—	—	—	
PDR1	Initialized	—	—	—	—	—	—	I/O ports
OSCCR	Initialized	—	—	—	—	—	—	Clock pulse generator
PDR3	Initialized	—	—	—	—	—	—	I/O ports
PDR4	Initialized	—	—	—	—	—	—	
PDR5	Initialized	—	—	—	—	—	—	
PDR6	Initialized	—	—	—	—	—	—	
PDR7	Initialized	—	—	—	—	—	—	
PDR8	Initialized	—	—	—	—	—	—	
PDR9	Initialized	—	—	—	—	—	—	
PDRA	Initialized	—	—	—	—	—	—	
PDRB	Initialized	—	—	—	—	—	—	
PUCR1	Initialized	—	—	—	—	—	—	
PUCR3	Initialized	—	—	—	—	—	—	
PUCR5	Initialized	—	—	—	—	—	—	
PUCR6	Initialized	—	—	—	—	—	—	
PCR1	Initialized	—	—	—	—	—	—	
PCR3	Initialized	—	—	—	—	—	—	
PCR4	Initialized	—	—	—	—	—	—	
PCR5	Initialized	—	—	—	—	—	—	

Register									
Abbreviation	Reset	Active	Sleep	Watch	Subactive	Subsleep	Standby	Module	
PCR6	Initialized	—	—	—	—	—	—	I/O ports	
PCR7	Initialized	—	—	—	—	—	—		
PCR8	Initialized	—	—	—	—	—	—		
PCR9	Initialized	—	—	—	—	—	—		
PCRA	Initialized	—	—	—	—	—	—		
SYSR1	Initialized	—	—	—	—	—	—	System	
SYSR2	Initialized	—	—	—	—	—	—		
IEGR	Initialized	—	—	—	—	—	—	Interrupts	
IENR1	Initialized	—	—	—	—	—	—		
IENR2	Initialized	—	—	—	—	—	—		
INTM	Initialized	—	—	—	—	—	—		
IRR1	Initialized	—	—	—	—	—	—		
IRR2	Initialized	—	—	—	—	—	—		
IWPR	Initialized	—	—	—	—	—	—		
CKSTPR1	Initialized	—	—	—	—	—	—	System	
CKSTPR2	Initialized	—	—	—	—	—	—		

Notes: — is not initialized.

1. AEC: Asynchronous event counter
2. WDT: Watchdog timer
3. LCD: LCD controller/driver

25.1 Absolute Maximum Ratings for F-ZTAT Version

Table 25.1 lists the absolute maximum ratings.

Table 25.1 Absolute Maximum Ratings

Item		Symbol	Value	Unit	Note
Power supply voltage		V_{CC}	−0.3 to +4.3	V	*1
Analog power supply voltage		AV_{CC}	−0.3 to +4.3	V	
Input voltage	Other than port B	V_{in}	−0.3 to $V_{CC} + 0.3$	V	
	Port B	AV_{in}	−0.3 to $AV_{CC} + 0.3$	V	
Operating temperature		T_{opr}	−20 to +75 (regular specifications)	°C	
			−40 to +85 (wide-range specifications)*2		
			+75 (products shipped as chips)*3		
Storage temperature		T_{stg}	−55 to +125	°C	


- Notes: 1. Permanent damage may occur to the chip if absolute maximum ratings are exceeded. Normal operation should be under the conditions specified in Electrical Characteristics. Exceeding these values can result in incorrect operation and reduced reliability.
2. The operating temperature range for flash memory programming/erasing is $T_a = -20$ to $+75^{\circ}\text{C}$.
3. Power may be applied when the temperature is between -20 and $+75^{\circ}\text{C}$.

25.2 Electrical Characteristics for F-ZTAT Version


25.2.1 Power Supply Voltage and Operating Range

The power supply voltage and operating range are indicated by the shaded region in the figures.


(1) Power Supply Voltage and Oscillation Frequency Range



- Active (high-speed) mode
- Sleep (high-speed) mode
- Refer to no.1 in the note.




- Active (high-speed) mode
- Sleep (high-speed) mode
- Refer to no.1 in the note.




- All operating mode
- Refer to no. 2 in the note.

- Notes:
1. The fosc values are those when a resonator is used; when an external clock is used, the minimum value of fosc is 1 MHz.
 2. When a resonator is used, hold VCC at 2.2 V to 3.6 V from power-on until the oscillation settling time has elapsed.


(2) Power Supply Voltage and Operating Frequency Range




- Active (high-speed) mode
- Sleep (high-speed) mode (except CPU)
- Refer to no.1 in the note.




- Active (medium-speed) mode
- Sleep (medium-speed) mode (except A/D converter)
- Refer to no.2 in the note.



- Active (high-speed) mode
- Sleep (high-speed) mode (except CPU)
- Refer to no.1 in the note.



- Active (medium-speed) mode
- Sleep (medium-speed) mode (except A/D converter)
- Refer to no.2 in the note.




- Subactive mode
- Subsleep mode (except CPU)
- Watch mode (except CPU)


- Notes:
1. The value in parentheses is the minimum operating frequency when an external clock is input. When using a resonator, the minimum operating frequency (ϕ) is 1 MHz
 2. The value in parentheses is the minimum operating frequency when an external clock is input. When using a resonator, the minimum operating frequency (ϕ) is 31.25 kHz.

(3) Analog Power Supply Voltage and A/D Converter Operating Frequency Range

[10-MHz version]




- Active (high-speed) mode
- Sleep (high-speed) mode
- Refer to no.1 in the note.




- Active (medium-speed) mode
- Sleep (medium-speed) mode
- Refer to no.2 in the note.

[4-MHz version]



- Active (high-speed) mode
- Sleep (high-speed) mode
- Refer to no.1 in the note.



- Active (medium-speed) mode
- Sleep (medium-speed) mode
- Refer to no.2 in the note.

Notes: 1. The minimum operating frequency (ϕ) is 2 MHz when using a resonator;
and 1 MHz when using an external clock.

2. The minimum operating frequency (ϕ) is 31.25 kHz when using a resonator;
and 15.625 kHz when using an external clock.

25.2.2 DC Characteristics

Table 25.2 lists the DC characteristics.

Table 25.2 DC Characteristics

$V_{CC} = 1.8 \text{ V}$ to 3.6 V , $AV_{CC} = 1.8 \text{ V}$ to 3.6 V , $V_{SS} = AV_{SS} = 0.0 \text{ V}$, unless otherwise specified.

Item	Symbol	Applicable Pins	Test Condition	Values			Unit	Notes
				Min.	Typ.	Max.		
Input high voltage	V_{IH}	RES, NMI, WKP0 to WKP7, IRQ0, IRQ1, IRQ3, IRQ4, AEVL, AEVH, TMIC, TMIF, TMIG, ADTRG, SCK32, SCK31, SCK4		$0.9V_{CC}$	—	$V_{CC} + 0.3$	V	
		RXD32, RXD31		$0.8V_{CC}$	—	$V_{CC} + 0.3$		
		OSC1		$0.9V_{CC}$	—	$V_{CC} + 0.3$		
		X1	$V_{CC} = 2.7 \text{ to } 3.6 \text{ V}$	$0.9V_{CC}$	—	$V_{CC} + 0.3$		
		P10 to P16, P30 to P32, P36, P37, P40 to P42, P50 to P57, P60 to P67, P70 to P77, P80 to P87, P90 to P93, PA0 to PA3, TCLKA, TCLKB, TCLKC, TIOCA1, TIOCA2, TIOCB1, TIOCB2, SCL, SDA		$0.8V_{CC}$	—	$V_{CC} + 0.3$		
		PB0 to PB2, PB5 to PB7		$0.8V_{CC}$	—	$AV_{CC} + 0.3$		
		IRQAEC		$0.9V_{CC}$	—	$V_{CC} + 0.3$		

Item	Symbol	Applicable		Values			Unit	Notes
		Pins	Test Condition	Min.	Typ.	Max.		
Input low voltage	V_{IL}	RES, $\overline{NMI}$, $\overline{WKPO}$ to $\overline{WKP7}$, $\overline{IRQ0}$, $\overline{IRQ1}$, $\overline{IRQ3}$, $\overline{IRQ4}$, $\overline{IRQAEC}$, $\overline{AEVL}$, $\overline{AEVH}$, $\overline{TMIF}$, $\overline{ADTRG}$, $\overline{SCK32}$, $\overline{SCK31}$, $\overline{SCK4}$		-0.3	—	$0.1V_{CC}$	V	
		RXD32, RXD31		-0.3	—	$0.2V_{CC}$		
		OSC1		-0.3	—	$0.1V_{CC}$		
		X1	$V_{CC} = 2.7$ to 3.6 V	-0.3	—	$0.1V_{CC}$		
		P10 to P16, P30 to P32, P36, P37, P40 to P42, P50 to P57, P60 to P67, P70 to P77, P80 to P87, P90 to P93, PA0 to PA3, TCLKA, TCLKB, TCLKC, TIOCA1, TIOCB1, TIOCA2, TIOCB2, SCL, SDA, PB0 to PB2, PB5 to PB7		-0.3	—	$0.2V_{CC}$		
Output high voltage	V_{OH}	P13, P14, P16, P17, P30 to P37, P40 to P42, P50 to P57, P60 to P67, P70 to P77, P80 to P87, PA0 to PA3	$-I_{OH} = 1.0$ mA $V_{CC} = 2.7$ to 3.6 V	$V_{CC} - 1.0$	—	—	V	
			$-I_{OH} = 0.1$ mA $V_{CC} = 1.8$ to 3.6 V	$V_{CC} - 0.3$	—	—		
		P90 to P93	$I_{OH} = 1.0$ mA $V_{CC} = 2.7$ to 3.6 V	$V_{CC} - 1.0$	—	—		
			$I_{OH} = 0.1$ mA $V_{CC} = 1.8$ to 3.6 V	$V_{CC} - 0.3$	—	—		

Item	Symbol	Applicable		Values			Unit	Notes
		Pins	Test Condition	Min.	Typ.	Max.		
Output low voltage	V_{OL}	P10 to P16, P30 to P32, P36, P37, P40 to P42, P50 to P57, P60 to P67, P70 to P77, P80 to P87, PA0 to PA3	$I_{OL} = 0.4 \text{ mA}$	—	—	0.5	V	
		P90 to P93	$I_{OL} = 15 \text{ mA},$ $V_{CC} = 2.7 \text{ to } 3.6 \text{ V}$	—	—	1.0		
			$I_{OL} = 10 \text{ mA},$ $V_{CC} = 2.2 \text{ to } 3.6 \text{ V}$	—	—	0.5		
			$I_{OL} = 8 \text{ mA}$	—	—	0.5		
		SCL, SDA	$V_{CC} = 1.8 \text{ to } 3.6 \text{ V}$ $I_{OL} = 3.0 \text{ mA}$	—	—	0.4		
Input/output leakage current	$ I_{IL} $	$\overline{NMI}$, OSC1, X1, P10 to P16, P30 to P32, P36, P37, P40 to P42, P50 to P57, P60 to P67, P70 to P77, P80 to P87, IRQAEC, PA0 to PA3, P90 to P93	$V_{IN} = 0.5 \text{ V to}$ $V_{CC} - 0.5 \text{ V}$	—	—	1.0	μA	
		PB0 to PB2, PB5 to PB7	$V_{IN} = 0.5 \text{ V to}$ $AV_{CC} - 0.5 \text{ V}$	—	—	1.0		
Pull-up MOS current	$-I_p$	P10 to P16, P30 to P32, P36, P37, P50 to P57, P60 to P67	$V_{CC} = 3 \text{ V},$ $V_{IN} = 0 \text{ V}$	30	—	180	μA	

Item	Symbol	Applicable Pins	Test Condition	Values			Unit	Notes
				Min.	Typ.	Max.		
Input capacitance*3	C _{IN}	All input pins except power supply pin	f = 1 MHz, V _{IN} = 0 V, Ta = 25°C	—	—	15.0	pF	
Active mode current consumption	I _{OPE1}	V _{CC}	Active (high-speed) mode, V _{CC} = 1.8 V, f _{OSC} = 2 MHz	—	1.1	—	mA	*1,*2,*4 Max. guideline = 1.1 × typ.
			Active (high-speed) mode, V _{CC} = 3 V, f _{OSC} = 4 MHz	—	3.0	—		*1,*2 Max. guideline = 1.1 × typ.
			Active (high-speed) mode, V _{CC} = 3 V, f _{OSC} = 10 MHz	—	6.6	10		*1,*2
	I _{OPE2}	V _{CC}	Active (medium-speed) mode, V _{CC} = 1.8 V, f _{OSC} = 2 MHz, φ _{OSC} /64	—	0.4	—	mA	*1,*2,*4 Max. guideline = 1.1 × typ.
			Active (medium-speed) mode, V _{CC} = 3 V, f _{OSC} = 4 MHz, φ _{OSC} /64	—	0.7	—		*1,*2 Max. guideline = 1.1 × typ.
			Active (medium-speed) mode, V _{CC} = 3 V, f _{OSC} = 10 MHz, φ _{OSC} /64	—	1.1	1.8		*1,*2
Sleep mode current consumption	I _{SLEEP}	V _{CC}	V _{CC} = 1.8 V, f _{OSC} = 2 MHz	—	0.7	—	mA	*1,*2,*4 Max. guideline = 1.1 × typ.
			V _{CC} = 3 V, f _{OSC} = 4 MHz	—	1.7	—		*1,*2 Max. guideline = 1.1 × typ.
			V _{CC} = 3 V, f _{OSC} = 10 MHz	—	3.5	5.0		*1,*2

Applicable				Values			Unit	Notes
Item	Symbol	Pins	Test Condition	Min.	Typ.	Max.		
Subactive mode current consumption	I_{SUB}	V_{CC}	$V_{CC} = 2.7\text{ V}$, LCD on, 32-kHz crystal resonator ($\phi_{SUB} = \phi_w/8$)	—	10	—	μA	*1*2 Reference value
			$V_{CC} = 2.7\text{ V}$, LCD on, 32-kHz crystal resonator ($\phi_{SUB} = \phi_w/2$)	—	25	50		*1*2
Subsleep mode current consumption	I_{SUBSP}	V_{CC}	$V_{CC} = 2.7\text{ V}$, LCD on, 32-kHz crystal resonator ($\phi_{SUB} = \phi_w/2$)	—	4.8	16.0	μA	*1*2
Watch mode current consumption	I_{WATCH}	V_{CC}	$V_{CC} = 1.8\text{ V}$, $T_a = 25^\circ\text{C}$, 32-kHz crystal resonator, LCD not used	—	0.4	—	μA	*1*2*4 Reference value
			$V_{CC} = 2.7\text{ V}$, 32-kHz crystal resonator, LCD not used	—	2.0	6.0		*1*2
Standby mode current consumption	I_{STBY}	V_{CC}	$V_{CC} = 1.8\text{ V}$, $T_a = 25^\circ\text{C}$, 32-kHz crystal resonator not used		TBD		μA	*1*2*4 Reference value
			$V_{CC} = 3.0\text{ V}$, $T_a = 25^\circ\text{C}$, 32-kHz crystal resonator not used	—	0.3	—		*1*2 Reference value
			32-kHz crystal resonator not used	—	1.0	5.0		*1*2
			32KSTOP = 1	—	TBD	—		*1*2 Reference value
RAM data retaining voltage	V_{RAM}	V_{CC}		1.5	—	—	V	
Allowable output low current (per pin)	I_{OL}	Output pins except port 9		—	—	0.5	mA	
		P90 to P93		—	—	15.0		

Item	Symbol	Applicable Pins	Test Condition	Values			Unit	Notes
				Min.	Typ.	Max.		
Allowable output low current (total)	ΣI_{OL}	Output pins except port 9		—	—	20.0	mA	
		Port 9	—	—	—	60.0		
Allowable output high current (per pin)	$-I_{OH}$	All output pins	$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$	—	—	2.0	mA	
			$V_{CC} = 1.8 \text{ V to } 3.6 \text{ V}$	—	—	0.2		
Allowable output high current (total)	$\Sigma -I_{OH}$	All output pins		—	—	10.0	mA	

Notes: 1. Pin states during current measurement.

Mode	RES Pin	Internal State	Other Pins	LCD Power Supply	Oscillator Pins
Active (high-speed) mode (I_{OPE1})	V_{CC}	Only CPU operates On-chip WDT oscillator is off	V_{CC}	Halted	System clock oscillator: crystal resonator
Active (medium-speed) mode (I_{OPE2})					Subclock oscillator: Pin X1 = GND
Sleep mode	V_{CC}	Only on-chip timers operate On-chip WDT oscillator is off	V_{CC}	Halted	
Subactive mode	V_{CC}	Only CPU operates On-chip WDT oscillator is off	V_{CC}	Halted	System clock oscillator: crystal resonator
Subsleep mode	V_{CC}	Only on-chip timers operate, CPU stops On-chip WDT oscillator is off	V_{CC}	Halted	Subclock oscillator: crystal resonator
Watch mode	V_{CC}	Only time base operates, CPU stops On-chip WDT oscillator is off	V_{CC}	Halted	
Standby mode	V_{CC}	CPU and timers both stop On-chip WDT oscillator is off	V_{CC}	Halted	System clock oscillator: crystal resonator Subclock oscillator: Pin X1 = GND

2. Excludes current in pull-up MOS transistors and output buffers.
3. Except for the package for the TLP-85V.
4. Supported only by the 4MHz version.

25.2.3 AC Characteristics

Table 25.3 lists the control signal timing, table 25.4 lists the serial interface timing, and table 25.5 lists the I²C bus interface timing.

Table 25.3 Control Signal Timing

$V_{CC} = 1.8 \text{ V}$ to 3.6 V , $AV_{CC} = 1.8 \text{ V}$ to 3.6 V , $V_{SS} = AV_{SS} = 0.0 \text{ V}$, unless otherwise specified.

Item	Symbol	Applicable Pins	Test Condition	Values			Unit	Reference Figure
				Min.	Typ.	Max.		
System clock oscillation frequency	f_{OSC}	OSC1, OSC2	$V_{CC} = 2.7 \text{ to } 3.6 \text{ V}$	2.0	—	10.0	MHz	
			$V_{CC} = 1.8 \text{ to } 3.6 \text{ V}$	2.0	—	4.2		
OSC clock (ϕ_{OSC}) cycle time	t_{OSC}	OSC1, OSC2	$V_{CC} = 2.7 \text{ to } 3.6 \text{ V}$	100	—	500 (1000)	ns	Figure 25.2 *2
			$V_{CC} = 1.8 \text{ to } 3.6 \text{ V}$	250	—	500 (1000)		
System clock (ϕ) cycle time	t_{cyc}			1	—	64	t_{OSC}	
				—	—	64	μs	
Subclock oscillation frequency	f_W	X1, X2		—	32.768 or 38.4	—	kHz	
Watch clock (ϕ_W) cycle time	t_W	X1, X2		—	30.5 or 26.0	—	μs	Figure 25.2
Subclock (ϕ_{SUB}) cycle time	t_{subcyc}			2	—	8	t_W	*1
Instruction cycle time				2	—	—	t_{cyc} t_{subcyc}	
Oscillation stabilization time	t_{rc}	OSC1, OSC2	Crystal resonator ($V_{CC} = 2.7 \text{ to } 3.6 \text{ V}$)	—	0.8	2.0	ms	Figure 25.10
			Crystal resonator ($V_{CC} = 2.2 \text{ to } 3.6 \text{ V}$)	—	1.2	3		
			Ceramic resonator ($V_{CC} = 2.2 \text{ to } 3.6 \text{ V}$)	—	20	45	μs	Figure 25.10
			Ceramic resonator (other than above)	—	80	—		
			Other than above	—	—	50	ms	

Item	Symbol	Applicable		Values			Reference	
		Pins	Test Condition	Min.	Typ.	Max.	Unit	Figure
Oscillation stabilization time	t_{ic}	X1, X2	$V_{CC} = 2.2$ to 3.6 V	—	—	2.0	s	Figure 5.7
			Other than above	—	4	—		
External clock high width	t_{CPH}	OSC1	$V_{CC} = 2.2$ to 3.6 V	40	—	—	ns	Figure 25.2
			$V_{CC} = 1.8$ to 3.6 V	100	—	—		
		X1		—	15.26 or 13.02	—	μ s	
External clock low width	t_{CPL}	OSC1		40	—	—	ns	Figure 25.2
		X1		—	15.26 or 13.02	—	μ s	
External clock F time	t_{CPr}	OSC1		—	—	10	ns	Figure 25.2
		X1		—	—	55.0	ns	
External clock fall time	t_{CPf}	OSC1		—	—	10	ns	Figure 25.2
		X1		—	—	55.0	ns	
$\overline{RES}$ pin low width	t_{REL}	$\overline{RES}$		10	—	—	t_{cyc}	Figure 25.3* ³
Input pin high width	t_{IH}	IRQ0, IRQ1, NMI, IRQ3, IRQ4, IRQAEC, WKP0 to WKP7, TMIF, ADTRG		2	—	—	t_{cyc} t_{subcyc}	Figure 25.4
		AEVL, AEVH		0.5	—	—	t_{osc}	
		TCLKA, TCLKB, TCLKC, TIOCA1, TIOCB1, TIOCA2, TIOCB2	Single edge specified	1.5	—	—	t_{cyc}	
	t_{TCKWH}		Both edges specified	2.5	—	—		Figure 25.7

Item	Symbol	Applicable		Values			Reference	
		Pins	Test Condition	Min.	Typ.	Max.	Unit	Figure
Input pin low width	t_{IL}	$\overline{\text{IRQ0}}$, $\overline{\text{IRQ1}}$, $\overline{\text{NMI}}$, $\overline{\text{IRQ3}}$, $\overline{\text{IRQ4}}$, $\overline{\text{IRQAEC}}$, $\overline{\text{WKP0}}$ to $\overline{\text{WKP7}}$, $\overline{\text{TMIF}}$, $\overline{\text{ADTRG}}$		2	—	—	t_{cyc} t_{subcyc}	Figure 25.4
		AEVL, AEVH		0.5	—	—	t_{osc}	
	t_{TCKWL}	TCLKA, TCLKB, TCLKC, TIOCA1, TIOCB1, TIOCA2, TIOCB2	Single edge specified	1.5	—	—	t_{cyc}	Figure 25.7
			Both edges specified	2.5	—	—		

- Notes: 1. Selected with the SA1 and SA0 bits in the system control register 2 (SYSCR2).
2. The value in parentheses is t_{osc} (max.) when an external clock is used.
3. For details on the power-on reset characteristics, refer to table 25.9 and figure 25.1.

Table 25.4 Serial Interface Timing

$V_{\text{CC}} = 1.8 \text{ V}$ to 3.6 V , $AV_{\text{CC}} = 1.8 \text{ V}$ to 3.6 V , $V_{\text{SS}} = AV_{\text{SS}} = 0.0 \text{ V}$, unless otherwise specified.

Item	Symbol	Test Condition	Values			Unit	Reference
			Min.	Typ.	Max.		
Input clock cycle	Asynchronous	t_{acyc}	4	—	—	t_{cyc} or t_{subcyc}	Figure 25.5
	Clocked synchronous		6	—	—		
Input clock pulse width	t_{SCKW}		0.4	—	0.6	t_{acyc}	Figure 25.5
Transmit data delay time (clocked synchronous)	t_{TXD}		—	—	1	t_{cyc} or t_{subcyc}	Figure 25.6
Receive data setup time (clocked synchronous)	t_{RXS}		400.0	—	—	ns	Figure 25.6
Receive data hold time (clocked synchronous)	t_{RXH}		400.0	—	—	ns	Figure 25.6

Table 25.5 I²C Bus Interface Timing

$V_{CC} = 1.8 \text{ V to } 3.6 \text{ V}$, $V_{SS} = 0.0 \text{ V}$, $T_a = -20 \text{ to } +75^\circ\text{C}$, unless otherwise specified.

Item	Symbol	Test Condition	Values			Unit	Reference Figure
			Min.	Typ.	Max.		
SCL input cycle time	t_{SCL}		$12t_{cyc} + 600$	—	—	ns	Figure 25.8
SCL input high width	t_{SCLH}		$3t_{cyc} + 300$	—	—	ns	
SCL input low width	t_{SCLL}		$5t_{cyc} + 300$	—	—	ns	
SCL and SDA input fall time	t_{sf}		—	—	300	ns	
SCL and SDA input spike pulse removal time	t_{sp}		—	—	$1t_{cyc}$	ns	
SDA input bus-free time	t_{BUF}		$5t_{cyc}$	—	—	ns	
Start condition input hold time	t_{STAH}		$3t_{cyc}$	—	—	ns	
Retransmission start condition input setup time	t_{STAS}		$3t_{cyc}$	—	—	ns	
Setup time for stop condition input	t_{STOS}		$3t_{cyc}$	—	—	ns	
Data-input setup time	t_{SDAS}		$1t_{cyc} + 20$	—	—	ns	
Data-input hold time	t_{SDAH}		0	—	—	ns	
Capacitive load of SCL and SDA	Cb		0	—	400	pF	
SCL and SDA output fall time	t_{sf}		—	—	300	ns	

25.2.4 A/D Converter Characteristics

Table 25.6 lists the A/D converter characteristics.

Table 25.6 A/D Converter Characteristics

$V_{CC} = 1.8 \text{ V to } 3.6 \text{ V}$, $V_{SS} = AV_{SS} = 0.0 \text{ V}$, unless otherwise specified.

Item	Symbol	Applicable Pins	Test Condition	Values			Unit	Notes
				Min.	Typ.	Max.		
Analog power supply voltage	AV_{CC}	AV_{CC}		1.8	—	3.6	V	* ¹
Analog input voltage	AV_{IN}	AN0 to AN2		-0.3	—	$AV_{CC} + 0.3$	V	
Analog power supply current	AI_{OPE}	AV_{CC}	$AV_{CC} = 3.0 \text{ V}$	—	—	1.0	mA	
	AI_{STOP1}	AV_{CC}		—	600	—	μA	* ² Reference value
	AI_{STOP2}	AV_{CC}		—	—	5	μA	* ³
Analog input capacitance	C_{AIN}	AN0 to AN2		—	—	15.0	pF	
Allowable signal source impedance	R_{AIN}			—	—	10.0	kΩ	
Resolution (data length)				—	—	10	Bits	
Nonlinearity error			$AV_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$ $V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$	—	—	±3.5	LSB	
			$AV_{CC} = 2.0 \text{ V to } 3.6 \text{ V}$ $V_{CC} = 2.0 \text{ V to } 3.6 \text{ V}$	—	—	±5.5		
			Other than above	—	—	±7.5		
				—	—	±0.5	LSB	
Quantization error				—	—	±0.5	LSB	
Absolute accuracy			$AV_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$ $V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$	—	—	±4.0	LSB	
			$AV_{CC} = 2.0 \text{ V to } 3.6 \text{ V}$ $V_{CC} = 2.0 \text{ V to } 3.6 \text{ V}$	—	—	±6.0		
			Other than above	—	—	±8.0		
				—	—	±0.5	LSB	
Conversion time			$AV_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$ $V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$	12.4	—	124	μs	
			Other than above	31	—	124		

- Notes: 1. Set $AV_{CC} = V_{CC}$ when the A/D converter is not used.
2. AI_{STOP1} is the current in active and sleep modes while the A/D converter is idle.
3. AI_{STOP2} is the current at a reset and in standby, watch, subactive, and subsleep modes while the A/D converter is idle.

25.2.5 $\Delta\Sigma$ A/D Converter Characteristics

Table 25.7 lists the $\Delta\Sigma$ A/D converter characteristics.

Table 25.7 $\Delta\Sigma$ A/D Converter Characteristics

Item	Symbol	Applicable Pins	Test Condition	Values			Unit	Notes
				Min.	Typ.	Max.		
Analog power supply voltage	DV _{cc}	DV _{cc}		2.2/ 2.7	—	3.6	V	*1,*4
Analog power supply current	DI _{OPE}	DV _{cc}	DV _{cc} = 3.0 V, f _{OVS} = 1.6 MHz	—	TBD	—	mA	Reference value
	DI _{STOP1}	DV _{cc}	DV _{cc} = 3.0 V, f _{OVS} = 1.6 MHz	—	TBD	—	μA	*2 Reference value
	DI _{STOP2}	DV _{cc}	DV _{cc} = 3.0 V, f _{OVS} = 1.6 MHz	—	TBD	—	μA	*3 Reference value
Resolution				14	—	—	Bits	
Oversampling frequency	f _{OVS}		DV _{cc} = 2.2 to 3.6 V, V _{cc} = 2.2 to 3.6 V	0.25	1.6	TBD	MHz	
			DV _{cc} = 2.7 to 3.6 V, V _{cc} = 2.7 to 3.6 V	0.25	1.6	TBD	MHz	
Sampling frequency	f _s		DV _{cc} = 2.2 to 3.6 V, V _{cc} = 2.2 to 3.6 V	0.78	5.0	TBD	kHz	
			DV _{cc} = 2.7 to 3.6 V, V _{cc} = 2.7 to 3.6 V	0.78	5.0	TBD	kHz	
Conversion speed			DV _{cc} = 2.2 to 3.6 V, V _{cc} = 2.2 to 3.6 V	TBD	200	1280	μs	
			DV _{cc} = 2.7 to 3.6 V, V _{cc} = 2.7 to 3.6 V	TBD	200	1280	μs	
Integral linearity error			PGA bypass (DV _{cc} = 3.0 V, V _{ref} = 2.7 V, conversion speed = 160 μs)	—	TBD	—	LSB	

Item	Symbol	Applicable Pins	Test Condition	Values			Unit	Notes
				Min.	Typ.	Max.		
Differential linearity error			PGA bypass ($DV_{oc} = 3.0\text{ V}$, $V_{ref} = 2.7\text{ V}$, conversion speed = 160 μs)	—	TBD	—	LSB	
Offset error			PGA bypass ($DV_{oc} = 3.0\text{ V}$, $V_{ref} = 2.7\text{ V}$, conversion speed = 160 μs)	—	TBD	—	mV	
Full scale error			PGA bypass ($DV_{oc} = 3.0\text{ V}$, $V_{ref} = 2.7\text{ V}$, conversion speed = 160 μs)	—	TBD	—	LSB	
PGA gain				—	1/3	—	V/V	
				—	1	—	V/V	
				—	2	—	V/V	
				—	4	—	V/V	
PGA gain error	Tad		PGA = 1/3, $DV_{oc} = 3.0\text{ V}$	—	TBD	—	mV	
			PGA = 1, $DV_{oc} = 3.0\text{ V}$	—	TBD	—	mV	
			PGA = 2, $DV_{oc} = 3.0\text{ V}$	—	TBD	—	mV	
			PGA = 4, $DV_{oc} = 3.0\text{ V}$	—	TBD	—	mV	
Internal reference voltage		REF		—	TBD	—	V	*5
External reference voltage		V_{ref}		0.1 DV_{oc}	—	0.9 DV_{oc}	V	

Item	Symbol	Applicable Pins	Test Condition	Values			Unit	Notes
				Min.	Typ.	Max.		
Analog data input voltage	Ain	Ain1, Ain2	PGA = 1/3	0.3	—	$2.7 V_{ref}$ ($2.7 V_{ref} < DV_{cc}$)	V	
			PGA = 1, bypass	0.1	—	Vref	V	
			PGA = 2	0.1	—	$0.5 V_{ref}$	V	
			PGA = 4	0.1	—	$0.25 V_{ref}$	V	
Operating temperature	Ta			0	—	50	°C	

- Notes:
1. Set $DV_{cc} = V_{cc}$ when the $\Delta\Sigma$ A/D converter is not used.
 2. DI_{STOP1} is the current in active and sleep modes while the $\Delta\Sigma$ A/D converter is idle.
 3. DI_{STOP2} is the current at a reset and in standby, watch, subactive, and subsleep modes while the $\Delta\Sigma$ A/D converter is idle.
 4. Minimum values are 2.2 V and 2.7 V for the 4 MHz version and 10 MHz version, respectively. DV_{cc} should be connected to V_{cc} when the $\Delta\Sigma$ A/D converter is not used.
 5. BGR stabilization time = 10 μ s ($Ta = 25^\circ\text{C}$, $V_{cc} = 3.0$ V)

25.2.6 LCD Characteristics

Table 25.8 shows the LCD characteristics.

Table 25.8 LCD Characteristics

$V_{CC} = 1.8 \text{ V to } 3.6 \text{ V}$, $AV_{CC} = 1.8 \text{ V to } 3.6 \text{ V}$, $V_{SS} = AV_{SS} = 0.0 \text{ V}$, unless otherwise specified.

Item	Symbol	Applicable Pins	Test Condition	Values			Unit	Notes
				Min.	Typ.	Max.		
Segment driver drop voltage	V_{DS}	SEG1 to SEG32	$I_D = 2 \mu\text{A}$ $V_1 = 2.7 \text{ V to } 3.6 \text{ V}$	—	—	0.6	V	* ¹
Common driver drop voltage	V_{DC}	COM1 to COM4	$I_D = 2 \mu\text{A}$ $V_1 = 2.7 \text{ V to } 3.6 \text{ V}$	—	—	0.3	V	* ¹
LCD power supply split-resistance	R_{LCD}		Between V_1 and V_{SS}	1.5	3.0	7.0	MΩ	
LCD display voltage	V_{LCD}	V1		2.2	—	3.6	V	* ²
V3 power supply voltage	V_{LCD3}	V3	Between V3 and V_{SS}	0.9	1.0	1.1	V	* ³ * ⁴
V2 power supply voltage	V_{LCD2}	V2	Between V2 and V_{SS}	—	2.0 ($V_{LCD3} \times 2$)	—	V	* ³ * ⁴
V1 power supply voltage	V_{LCD1}	V1	Between V1 and V_{SS}	—	3.0 ($V_{LCD3} \times 3$)	—	V	* ³ * ⁴
3-V constant voltage LCD power supply circuit current consumption	I_{LCD}	Vcc	$V_{CC} = 3.0 \text{ V}$ Booster clock: 125 kHz	—	20	—	μA	Reference value* ⁴ * ⁵

- Notes: 1. The voltage drop from power supply pins V1, V2, V3, and V_{SS} to each segment pin or common pin.
2. When the LCD display voltage is supplied from an external power source, ensure that the following relationship is maintained: $V_1 \geq V_2 \geq V_3 \geq V_{SS}$.
3. The value when the LCD power supply split-resistor is separated and 3-V constant voltage power supply circuit is driven.
4. For details on the register (BGRMR) setting range when the voltage of the V3 pin is set to 1.0 V, refer to section 20.3.5, BGR Control Register (BGRMR).
5. Includes the current consumption of the band-gap reference circuit (operation).

25.2.7 Power-On Reset Circuit Characteristics

Table 25.9 lists the power-on reset circuit characteristics.

Table 25.9 Power-On Reset Circuit Characteristics

$V_{CC} = 1.8 \text{ V to } 3.6 \text{ V}$, $AV_{CC} = 1.8 \text{ V to } 3.6 \text{ V}$, $V_{SS} = AV_{SS} = 0.0 \text{ V}$,

$T_a = -20 \text{ to } +75^\circ\text{C}$ (regular specifications), $T_a = -40 \text{ to } +85^\circ\text{C}$ (wide-range specifications), unless otherwise specified.

Item	Symbol	Test Condition	Values			Unit	Notes
			Min.	Typ.	Max.		
Reset voltage	V_{rst}		$0.7V_{CC}$	$0.8V_{CC}$	$0.9V_{CC}$	V	
Power supply rise time	t_{vtr}		The V_{CC} rise time should be at least twice as fast as the $\overline{RES}$ rise time.				
Reset count time	t_{out}		0.8	—	4.0	μs	
Count start time	t_{cr}		Adjustable by the value of the external capacitor of the $\overline{RES}$ pin.				
On-chip pull-up resistance	R_p	$V_{CC} = 3.0 \text{ V}$	60	100	—	$k\Omega$	

25.2.8 Watchdog Timer Characteristics

Table 25.10 Watchdog Timer Characteristics

$V_{CC} = 1.8 \text{ V to } 3.6 \text{ V}$, $AV_{CC} = 1.8 \text{ V to } 3.6 \text{ V}$, $V_{SS} = AV_{SS} = 0.0 \text{ V}$,

$T_a = -20 \text{ to } +75^\circ\text{C}$ (regular specifications), $T_a = -40 \text{ to } +85^\circ\text{C}$ (wide-range specifications), unless otherwise specified.

Item	Symbol	Applicable Pins	Test Condition	Values			Unit	Notes
				Min.	Typ.	Max.		
On-chip oscillator overflow time	t_{ovf}			0.2	0.4	—	s	

25.2.9 Flash Memory Characteristics—Preliminary—

Table 25.11 lists the flash memory characteristics.

Table 25.11 Flash Memory Characteristics

$AV_{CC} = 1.8 \text{ V to } 3.6 \text{ V}$, $V_{SS} = AV_{SS} = 0.0 \text{ V}$, $V_{CC} = 1.8 \text{ V to } 3.6 \text{ V}$ (operating voltage range in reading), $V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}$ (operating voltage range in programming/erasing),
 $T_a = -20 \text{ to } +75^\circ\text{C}$ (operating temperature range in programming/erasing)

Item		Symbol	Test Condition	Values			Unit
				Min.	Typ.	Max.	
Programming time (per 128 bytes)* ¹ * ² * ⁴		t_p		—	7	200	ms
Erase time (per block)* ¹ * ³ * ⁶		t_E		—	100	1200	ms
Maximum number of reprogrammings		N_{WEC}		1000* ⁸ * ¹¹	10000* ⁹	—	Times
				100* ⁸ * ¹²	10000* ⁹	—	
Data retention time		t_{DRP}		10* ¹⁰	—	—	Years
Programming	Wait time after SWE bit setting* ¹	x		1	—	—	μs
	Wait time after PSU bit setting* ¹	y		50	—	—	μs
	Wait time after P bit setting* ¹ * ⁴	z1	$1 \leq n \leq 6$	28	30	32	μs
		z2	$7 \leq n \leq 1000$	198	200	202	μs
		z3	Additional-programming	8	10	12	μs
	Wait time after P bit clear* ¹	α		5	—	—	μs
	Wait time after PSU bit clear* ¹	β		5	—	—	μs
	Wait time after PV bit setting* ¹	γ		4	—	—	μs
	Wait time after dummy write* ¹	ε		2	—	—	μs
	Wait time after PV bit clear* ¹	η		2	—	—	μs
	Wait time after SWE bit clear* ¹	θ		100	—	—	μs
Maximum programming count* ¹ * ⁴ * ⁵		N		—	—	1000	Times

Item		Symbol	Test Condition	Values			Unit
				Min.	Typ.	Max.	
Erase	Wait time after SWE bit setting ^{*1}	x		1	—	—	μs
	Wait time after ESU bit setting ^{*1}	y		100	—	—	μs
	Wait time after E bit setting ^{*1*6}	z		10	—	100	ms
	Wait time after E bit clear ^{*1}	α		10	—	—	μs
	Wait time after ESU bit clear ^{*1}	β		10	—	—	μs
	Wait time after EV bit setting ^{*1}	γ		20	—	—	μs
	Wait time after dummy write ^{*1}	ε		2	—	—	μs
	Wait time after EV bit clear ^{*1}	η		4	—	—	μs
	Wait time after SWE bit clear ^{*1}	θ		100	—	—	μs
	Maximum erase count ^{*1*6*7}	N		—	—	120	Times

- Notes: 1. Make the time settings in accordance with the program/erase algorithms.
2. The programming time for 128 bytes. (Indicates the total time for which the P bit in the flash memory control register 1 (FLMCR1) is set. The program-verify time is not included.)
3. The time required to erase one block. (Indicates the total time for which the E bit in the flash memory control register 1 (FLMCR1) is set. The erase-verify time is not included.)
4. Programming time maximum value (t_p (max.)) = wait time after P bit setting (z) × maximum number of programmings (N)
5. Set the maximum number of programmings (N) according to the actual set values of z1, z2, and z3, so that it does not exceed the programming time maximum value (t_p (max.)). The wait time after P bit setting (z1, z2) should be changed as follows according to the value of the number of programmings (n).
- Number of programmings (n)
- $1 \leq n \leq 6$ z1 = 30 μs
- $7 \leq n \leq 1000$ z2 = 200 μs
6. Erase time maximum value (t_e (max.)) = wait time after E bit setting (z) × maximum number of erases (N)
7. Set the maximum number of erases (N) according to the actual set value of (z), so that it does not exceed the erase time maximum value (t_e (max.)).
8. The minimum number of times in which all characteristics are guaranteed following reprogramming. (The guarantee covers the range from 1 to the minimum value.)
9. Reference value at 25°C. (Guideline showing number of reprogrammings over which functioning will be retained under normal circumstances.)
10. Data retention characteristics within the range indicated in the specifications, including the minimum value for reprogrammings.
11. Applies to an operating voltage range when reading data of 2.7 to 3.6 V.
12. Applies to an operating voltage range when reading data of 1.8 to 3.6 V.

25.3 Absolute Maximum Ratings for Masked ROM Version

Table 25.12 lists the absolute maximum ratings.

Table 25.12 Absolute Maximum Ratings

Item	Symbol	Value	Unit	Note
Power supply voltage	V_{CC}	-0.3 to +4.3	V	*1
Analog power supply voltage	AV_{CC}	-0.3 to +4.3	V	
Input voltage	Other than port B	V_{in}	-0.3 to $V_{CC} + 0.3$	V
	Port B	AV_{in}	-0.3 to $AV_{CC} + 0.3$	V
Operating temperature	T_{opr}	-20 to +75 (regular specifications)	°C	
		-40 to +85 (wide-range specifications)		
		+75 (products shipped as chips)*2		
Storage temperature	T_{stg}	-55 to +125	°C	


- Notes: 1. Permanent damage may occur to the chip if absolute maximum ratings are exceeded. Normal operation should be under the conditions specified in Electrical Characteristics. Exceeding these values can result in incorrect operation and reduced reliability.
2. Power may be applied when the temperature is between -20 and +75°C.

25.4 Electrical Characteristics for Masked ROM Version


25.4.1 Power Supply Voltage and Operating Range

The power supply voltage and operating range are indicated by the shaded region in the figures.

(1) Power Supply Voltage and Oscillation Frequency Range




- Active (high-speed) mode
- Sleep (high-speed) mode
- Refer to no.1 in the note.




- All operating mode
- Refer to no.2 in the note.

Notes: 1. The f_{osc} values are those when a resonator is used; when an external clock is used, the minimum value of f_{osc} is 1 MHz.
2. When a resonator is used, hold V_{CC} at 2.2 V to 3.6 V from power-on until the oscillation settling time has elapsed.


(2) Power Supply Voltage and Operating Frequency Range



- Active (high-speed) mode
- Sleep (high-speed) mode (except CPU)
- Refer to no.1 in the note.




- Active (medium-speed) mode
- Sleep (medium-speed) mode (except A/D converter)
- Refer to no.2 in the note.




- Subactive mode
- Subsleep mode (except CPU)
- Watch mode (except CPU)

- Notes: 1. The value in parentheses is the minimum operating frequency when an external clock is input. When using a resonator, the minimum operating frequency (ϕ) is 1 MHz
2. The value in parentheses is the minimum operating frequency when an external clock is input. When using a resonator, the minimum operating frequency (ϕ) is 31.25 kHz.

(3) Analog Power Supply Voltage and A/D Converter Operating Frequency Range



- Active (high-speed) mode
- Sleep (high-speed) mode
- Refer to no.1 in the note.



- Active (medium-speed) mode
- Sleep (medium-speed) mode
- Refer to no.2 in the note.

- Notes: 1. The minimum operating frequency (ϕ) is 2 MHz when using a resonator; and 1 MHz when using an external clock.
2. The minimum operating frequency (ϕ) is 31.25 kHz when using a resonator; and 15.625 kHz when using an external clock.

25.4.2 DC Characteristics

Table 25.13 lists the DC characteristics.

Table 25.13 DC Characteristics

$V_{CC} = 1.8 \text{ V to } 3.6 \text{ V}$, $AV_{CC} = 1.8 \text{ V to } 3.6 \text{ V}$, $V_{SS} = AV_{SS} = 0.0 \text{ V}$, unless otherwise specified.

Item	Symbol	Applicable Pins	Test Condition	Values			Unit	Notes
				Min.	Typ.	Max.		
Input high voltage	V_{IH}	RES, NMI, WKP0 to WKP7, IRQ0, IRQ1, IRQ3, IRQ4, AEVL, AEVH, TMIF, ADTRG, SCK32, SCK31, SCK4		$0.9V_{CC}$	—	$V_{CC} + 0.3$	V	
		RXD32, RXD31		$0.8V_{CC}$	—	$V_{CC} + 0.3$		
		OSC1		$0.9V_{CC}$	—	$V_{CC} + 0.3$		
		X1	$V_{CC} = 2.7 \text{ to } 3.6 \text{ V}$	$0.9V_{CC}$	—	$V_{CC} + 0.3$		
		P10 to P16, P30 to P32, P36, P37, P40 to P42, P50 to P57, P60 to P67, P70 to P77, P80 to P87, P90 to P93, PA0 to PA3, TCLKA, TCLKB, TCLKC, TIOCA1, TIOCA2, TIOCB1, TIOCB2, SCL, SDA		$0.8V_{CC}$	—	$V_{CC} + 0.3$		
		PB0 to PB2, PB5 to PB7		$0.8V_{CC}$	—	$AV_{CC} + 0.3$		
		IRQAEC		$0.9V_{CC}$	—	$V_{CC} + 0.3$		

Item	Symbol	Applicable Pins	Test Condition	Values			Unit	Notes
				Min.	Typ.	Max.		
Input low voltage	V_{IL}	RES, NMI, WKP0 to WKP7, IRQ0, IRQ1, IRQ3, IRQ4, IRQAEC, AEVL, AEVH, TMIF, ADTRG, SCK32, SCK31, SCK4		-0.3	—	$0.1V_{CC}$	V	
		RXD32, RXD31		-0.3	—	$0.2V_{CC}$		
		OSC1		-0.3	—	$0.1V_{CC}$		
		X1	$V_{CC} = 2.7 \text{ to } 3.6 \text{ V}$	-0.3	—	$0.1V_{CC}$		
		P10 to P16, P30 to P32, P36, P37, P40 to P42, P50 to P57, P60 to P67, P70 to P77, P80 to P87, P90 to P93, PA0 to PA3, TCLKA, TCLKB, TCLKC, TIOCA1, TIOCB1, TIOCA2, TIOCB2, SCL, SDA, PB0 to PB2, PB5 to PB7		-0.3	—	$0.2V_{CC}$		
Output high voltage	V_{OH}	P10 to P16, P30 to P32, P36, P37, P40 to P42, P50 to P57, P60 to P67, P70 to P77, P80 to P87, PA0 to PA3	$-I_{OH} = 1.0 \text{ mA}$ $V_{CC} = 2.7 \text{ to } 3.6 \text{ V}$	$V_{CC} - 1.0$	—	—	V	
			$-I_{OH} = 0.1 \text{ mA}$ $V_{CC} = 1.8 \text{ to } 3.6 \text{ V}$	$V_{CC} - 0.3$	—	—		
		P90 to P93	$-I_{OH} = 1.0 \text{ mA}$ $V_{CC} = 2.7 \text{ to } 3.6 \text{ V}$	$V_{CC} - 1.0$	—	—		
			$-I_{OH} = 0.1 \text{ mA}$ $V_{CC} = 1.8 \text{ to } 3.6 \text{ V}$	$V_{CC} - 0.3$	—	—		

Item	Symbol	Applicable Pins	Test Condition	Values			Unit	Notes
				Min.	Typ.	Max.		
Output low voltage	V_{OL}	P10 to P16, P30 to P32, P36, P37, P40 to P42, P50 to P57, P60 to P67, P70 to P77, P80 to P87, PA0 to PA3	$I_{OL} = 0.4 \text{ mA}$	—	—	0.5	V	
		P90 to P93	$I_{OL} = 15 \text{ mA}$ $V_{CC} = 2.7 \text{ to } 3.6 \text{ V}$	—	—	1.0		
			$I_{OL} = 10 \text{ mA}$ $V_{CC} = 2.2 \text{ to } 3.6 \text{ V}$	—	—	0.5		
			$I_{OL} = 8.0 \text{ mA}$ $V_{CC} = 1.8 \text{ to } 3.6 \text{ V}$	—	—	0.5		
		SCL, SDA	$V_{CC} = 1.8 \text{ to } 3.6 \text{ V}$ $I_{OL} = 3.0 \text{ mA}$	—	—	0.4	V	
Input/output leakage current	$ I_L $	NMI, OSC1, X1, P10 to P16, P30 to P32, P36, P37, P40 to P42, P50 to P57, P60 to P67, P70 to P77, P80 to P87, IRQAEC, PA0 to PA3, P90 to P93	$V_{IN} = 0.5 \text{ V to } V_{CC} - 0.5 \text{ V}$	—	—	1.0	μA	
		PB0 to PB2 PB5 to PB7	$V_{IN} = 0.5 \text{ V to } AV_{CC} - 0.5 \text{ V}$	—	—	1.0		
Pull-up MOS current	$-I_o$	P10 to P16, P30 to P32, P36, P37, P50 to P57, P60 to P67	$V_{CC} = 3 \text{ V},$ $V_{IN} = 0 \text{ V}$	30	—	180	μA	
Input capacitance*3	C_{IN}	All input pins except power supply pin	$f = 1 \text{ MHz},$ $V_{IN} = 0 \text{ V},$ $T_a = 25^\circ\text{C}$	—	—	15.0	pF	

Item	Symbol	Applicable Pins	Test Condition	Values			Unit	Notes
				Min.	Typ.	Max.		
Active mode current consumption	I_{OPE1}	V_{CC}	Active (high-speed) mode, $V_{CC} = 1.8\text{ V}$, $f_{OSC} = 2\text{ MHz}$	—	TBD	—	mA	*1*2 Max. guideline = $1.1 \times \text{typ.}$
			Active (high-speed) mode, $V_{CC} = 3\text{ V}$, $f_{OSC} = 4\text{ MHz}$	—	TBD	—		*1*2 Max. guideline = $1.1 \times \text{typ.}$
			Active (high-speed) mode, $V_{CC} = 3\text{ V}$, $f_{OSC} = 10\text{ MHz}$	—	TBD	TBD		*1*2
	I_{OPE2}	V_{CC}	Active (medium-speed) mode, $V_{CC} = 1.8\text{ V}$, $f_{OSC} = 2\text{ MHz}$, $\phi_{OSC}/64$	—	TBD	—	mA	*1*2 Max. guideline = $1.1 \times \text{typ.}$
			Active (medium-speed) mode, $V_{CC} = 3\text{ V}$, $f_{OSC} = 4\text{ MHz}$, $\phi_{OSC}/64$	—	TBD	—		*1*2 Max. guideline = $1.1 \times \text{typ.}$
			Active (medium-speed) mode, $V_{CC} = 3\text{ V}$, $f_{OSC} = 10\text{ MHz}$, $\phi_{OSC}/64$	—	TBD	TBD		*1*2
Sleep mode current consumption	I_{SLEEP}	V_{CC}	$V_{CC} = 1.8\text{ V}$, $f_{OSC} = 2\text{ MHz}$	—	TBD	—	mA	*1*2 Max. guideline = $1.1 \times \text{typ.}$
			$V_{CC} = 3\text{ V}$, $f_{OSC} = 4\text{ MHz}$	—	TBD	—		*1*2 Max. guideline = $1.1 \times \text{typ.}$
			$V_{CC} = 3\text{ V}$, $f_{OSC} = 10\text{ MHz}$	—	TBD	TBD		*1*2

Item	Symbol	Applicable Pins	Test Condition	Values			Unit	Notes
				Min.	Typ.	Max.		
Subactive mode current consumption	I_{SUB}	V_{CC}	$V_{CC} = 1.8\text{ V}$, LCD on, 32-kHz crystal resonator ($\phi_{SUB} = \phi_w/2$)	—	TBD	—	μA	*1*2 Reference value
			$V_{CC} = 2.7\text{ V}$, LCD on, 32-kHz crystal resonator ($\phi_{SUB} = \phi_w/8$)	—	TBD	—		*1*2 Reference value
			$V_{CC} = 2.7\text{ V}$, LCD on, 32-kHz crystal resonator ($\phi_{SUB} = \phi_w/2$)	—	TBD	TBD		*1*2
Subsleep mode current consumption	I_{SUBSP}	V_{CC}	$V_{CC} = 2.7\text{ V}$, LCD on, 32-kHz crystal resonator ($\phi_{SUB} = \phi_w/2$)	—	TBD	TBD	μA	*1*2
Watch mode current consumption	I_{WATCH}	V_{CC}	$V_{CC} = 1.8\text{ V}$, $T_a = 25^\circ\text{C}$, 32-kHz crystal resonator, LCD not used	—	TBD	—	μA	*1*2 Reference value
			$V_{CC} = 2.7\text{ V}$, 32-kHz crystal resonator, LCD not used	—	TBD	TBD		*1*2
Standby mode current consumption	I_{STBY}	V_{CC}	$V_{CC} = 1.8\text{ V}$, $T_a = 25^\circ\text{C}$, 32-kHz crystal resonator not used	—	TBD	—	μA	*1*2 Reference value
			$V_{CC} = 3.0\text{ V}$, $T_a = 25^\circ\text{C}$, 32-kHz crystal resonator not used	—	TBD	—		*1*2 Reference value
			32-kHz crystal resonator not used	—	TBD	TBD		*1*2
			32KSTOP = 1	—	TBD	—		*1*2 Reference value

Item	Symbol	Applicable		Values			Unit	Notes
		Pins	Test Condition	Min.	Typ.	Max.		
RAM data retaining voltage	V_{RAM}	V_{CC}		1.5	—	—	V	
Allowable output low current (per pin)	I_{OL}	Output pins except port 9		—	—	0.5	mA	
		P90 to P93		—	—	15.0		
Allowable output low current (total)	ΣI_{OL}	Output pins except port 9		—	—	20.0	mA	
		Port 9		—	—	60.0		
Allowable output high current (per pin)	$-I_{OH}$	All output pins	$V_{CC} = 2.7$ to 3.6 V	—	—	2.0	mA	
			$V_{CC} = 1.8$ to 3.6 V	—	—	0.2		
Allowable output high current (total)	$\Sigma -I_{OH}$	All output pins		—	—	10.0	mA	

Notes: 1. Pin states during current measurement.

Mode	RES		Other Pins	LCD Power Supply	Oscillator Pins
	Pin	Internal State			
Active (high-speed) mode (I_{OPE1})	V_{CC}	Only CPU operates On-chip WDT oscillator is off	V_{CC}	Halted	System clock oscillator: crystal resonator Subclock oscillator: Pin X1 = GND
Active (medium-speed) mode (I_{OPE2})					
Sleep mode	V_{CC}	Only on-chip timers operate On-chip WDT oscillator is off	V_{CC}	Halted	
Subactive mode	V_{CC}	Only CPU operates On-chip WDT oscillator is off	V_{CC}	Halted	System clock oscillator: crystal resonator
Subsleep mode	V_{CC}	Only on-chip timers operate, CPU stops On-chip WDT oscillator is off	V_{CC}	Halted	Subclock oscillator: crystal resonator
Watch mode	V_{CC}	Only time base operates, CPU stops On-chip WDT oscillator is off	V_{CC}	Halted	
Standby mode	V_{CC}	CPU and timers both stop On-chip WDT oscillator is off	V_{CC}	Halted	System clock oscillator: crystal resonator Subclock oscillator: Pin X1 = GND

2. Excludes current in pull-up MOS transistors and output buffers.
3. Except for the package for the TLP-85V.

25.4.3 AC Characteristics

Table 25.14 lists the control signal timing, table 25.15 lists the serial interface timing, and table 25.16 lists the I²C bus interface timing.

Table 25.14 Control Signal Timing

$V_{CC} = 1.8 \text{ V to } 3.6 \text{ V}$, $AV_{CC} = 1.8 \text{ V to } 3.6 \text{ V}$, $V_{SS} = AV_{SS} = 0.0 \text{ V}$, unless otherwise specified.

Applicable			Values			Reference			
Item	Symbol	Pins	Test Condition	Min.	Typ.	Max.	Unit	Figure	
System clock oscillation frequency	f_{osc}	OSC1, OSC2	$V_{cc} = 2.7$ to 3.6 V	2.0	—	10.0	MHz	*4	
			$V_{cc} = 1.8$ to 3.6 V	2.0	—	4.2			
			On-chip oscillator is used $V_{cc} = 1.8$ to 2.7 V	2.0	—	4.2			
			On-chip oscillator is used $V_{cc} = 2.7$ to 3.6 V	2.0	—	10			
OSC clock (ϕ_{osc}) cycle time	t_{osc}	OSC1, OSC2	$V_{cc} = 2.7$ to 3.6 V	100	—	500 (1000)	ns	Figure 25.2 *2	
			$V_{cc} = 1.8$ to 3.6 V	250	—	500 (1000)			
			On-chip oscillator is used $V_{cc} = 1.8$ to 2.7 V	238	—	500			*4
			On-chip oscillator is used $V_{cc} = 2.7$ to 3.6 V	100	—	500			
System clock (ϕ) cycle time	t_{cyc}			1	—	64	t_{osc}		
				—	—	64	μs		
Subclock oscillation frequency	f_w	X1, X2		—	32.768 or 38.4	—	kHz	Figure 5.7	
Watch clock (ϕ_w) cycle time	t_w	X1, X2		—	30.5 or 26.0	—	μs	Figure 25.2	
Subclock (ϕ_{sub}) cycle time	t_{subcyc}			2	—	8	t_w	*1	
Instruction cycle time				2	—	—	t_{cyc} t_{subcyc}		

Applicable			Values				Reference	
Item	Symbol	Pins	Test Condition	Min.	Typ.	Max.	Unit	Figure
Oscillation stabilization time	t_{rc}	OSC1, OSC2	Ceramic resonator $V_{cc} = 2.2$ to 3.6 V	—	20	45	μ s	Figure 25.10
			Ceramic resonator Other than above	—	80	—		
			Crystal resonator $V_{cc} = 2.7$ to 3.6 V	—	0.8	2	ms	
			Crystal resonator $V_{cc} = 2.2$ to 3.6 V	—	1.2	3		
			Other than above	—	—	50		
			On-chip oscillator is used	70	—	100	μ s	
		X1, X2	$V_{cc} = 2.2$ to 3.6 V	—	—	2	s	Figure 5.7
			Other than above	—	4	—		
External clock high width	t_{CPH}	OSC1	$V_{cc} = 2.7$ to 3.6 V	40	—	—	ns	Figure 25.2
			$V_{cc} = 1.8$ to 3.6 V	100	—	—		
		X1	—	15.26 or 13.02	—	μ s		
External clock low width	t_{CPL}	OSC1	$V_{cc} = 2.7$ to 3.6 V	40	—	—	ns	Figure 25.2
			$V_{cc} = 1.8$ to 3.6 V	100	—	—		
		X1	—	15.26 or 13.02	—	μ s		
External clock rise time	t_{CPr}	OSC1	$V_{cc} = 2.7$ to 3.6 V	—	—	10	ns	Figure 25.2
			$V_{cc} = 1.8$ to 3.6 V	—	—	25		
		X1	—	—	55.0	ns		
External clock fall time	t_{CPf}	OSC1	$V_{cc} = 2.7$ to 3.6 V	—	—	10	ns	Figure 25.2
			$V_{cc} = 1.8$ to 3.6 V	—	—	25		
		X1	—	—	55.0	ns		
RES pin low width	t_{REL}	RES		10	—	—	t_{cyc}	Figure 25.3*3

Item	Symbol	Applicable		Values			Reference	
		Pins	Test Condition	Min.	Typ.	Figure	Unit	Figure
Input pin high width	t_{IH}	$\overline{IRQ0}$, $\overline{IRQ1}$, $\overline{NMI}$, $\overline{IRQ3}$, $\overline{IRQ4}$, $\overline{IRQAEC}$, $\overline{WKP0}$ to $\overline{WKP7}$, $\overline{TMIF}$, $\overline{ADTRG}$		2	—	—	t_{cyc} t_{subcyc}	Figure 25.4
		AEVL, AEVH		0.5	—	—	t_{osc}	
	t_{TCKWH}	TCLKA, TCLKB, TCLKC, TIOCA1, TIOCB1, TIOCA2, TIOCB2	Single edge specified	1.5	—	—	t_{cyc}	Figure 25.7
			Both edges specified	2.5	—	—		
Input pin low width	t_{IL}	$\overline{IRQ0}$, $\overline{IRQ1}$, $\overline{NMI}$, $\overline{IRQ3}$, $\overline{IRQ4}$, $\overline{IRQAEC}$, $\overline{WKP0}$ to $\overline{WKP7}$, $\overline{TMIF}$, $\overline{ADTRG}$		2	—	—	t_{cyc} t_{subcyc}	Figure 25.4
		AEVL, AEVH		0.5	—	—	t_{osc}	
	t_{TCKWL}	TCLKA, TCLKB, TCLKC, TIOCA1, TIOCB1, TIOCA2, TIOCB2	Single edge specified	1.5	—	—	t_{cyc}	Figure 25.7
			Both edges specified	2.5	—	—		

- Notes: 1. Selected with the SA1 and SA0 bits in the system control register 2 (SYSCR2).
2. The value in parentheses is t_{osc} (max.) when an external clock is used.
3. For details on the power-on reset characteristics, refer to table 25.20 and figure 25.1.
4. The characteristic ranges from minimum to maximum values according to variations in such as the temperature, power supply voltage, and production lot. When designing the system, consider the specifications fully. For the actual data of this product, see our website.

Table 25.15 Serial Interface Timing

$V_{CC} = 1.8 \text{ V to } 3.6 \text{ V}$, $AV_{CC} = 1.8 \text{ V to } 3.6 \text{ V}$, $V_{SS} = AV_{SS} = 0.0 \text{ V}$, unless otherwise specified.

Item	Symbol	Test Condition	Values			Unit	Reference Figure
			Min.	Typ.	Max.		
Input clock cycle	Asynchronous	t_{SCYC}	4	—	—	t_{cyc} or t_{subcyc}	Figure 25.5
	Clocked synchronous		6	—	—		
Input clock pulse width		t_{SCKW}	0.4	—	0.6	t_{scyc}	Figure 25.5
Transmit data delay time (clocked synchronous)		t_{TXD}		—	1	t_{cyc} or t_{subcyc}	Figure 25.6
Receive data setup time (clocked synchronous)		t_{RXS}	400.0	—	—	ns	Figure 25.6
Receive data hold time (clocked synchronous)		t_{RXH}	400.0	—	—	ns	Figure 25.6

Table 25.16 I²C Bus Interface Timing

$V_{CC} = 1.8 \text{ V}$ to 3.6 V , $V_{SS} = 0.0 \text{ V}$, $T_a = -20$ to $+75^{\circ}\text{C}$, unless otherwise specified.

Item	Symbol	Test Condition	Values			Unit	Reference Figure
			Min.	Typ.	Max.		
SCL input cycle time	t_{SCL}		$12t_{cyc} + 600$	—	—	ns	Figure 25.8
SCL input high width	t_{SCLH}		$3t_{cyc} + 300$	—	—	ns	
SCL input low width	t_{SCLL}		$5t_{cyc} + 300$	—	—	ns	
SCL and SDA input fall time	t_{sf}		—	—	300	ns	
SCL and SDA input spike pulse removal time	t_{sp}		—	—	$1t_{cyc}$	ns	
SDA input bus-free time	t_{BUF}		$5t_{cyc}$	—	—	ns	
Start condition input hold time	t_{STAH}		$3t_{cyc}$	—	—	ns	
Retransmission start condition input setup time	t_{STAS}		$3t_{cyc}$	—	—	ns	
Setup time for stop condition input	t_{STOS}		$3t_{cyc}$	—	—	ns	
Data-input setup time	t_{SDAS}		$1t_{cyc} + 20$	—	—	ns	
Data-input hold time	t_{SDAH}		0	—	—	ns	
Capacitive load of SCL and SDA	Cb		0	—	400	pF	
SCL and SDA output fall time	t_{sf}		—	—	300	ns	

25.4.4 A/D Converter Characteristics

Table 25.17 lists the A/D converter characteristics.

Table 25.17 A/D Converter Characteristics

$V_{CC} = 1.8 \text{ V to } 3.6 \text{ V}$, $V_{SS} = AV_{SS} = 0.0 \text{ V}$, unless otherwise specified.

Item	Symbol	Applicable Pins	Test Condition	Values			Unit	Notes
				Min.	Typ.	Max.		
Analog power supply voltage	AV_{CC}	AV_{CC}		1.8	—	3.6	V	*1
Analog input voltage	AV_{IN}	AN0 to AN7		-0.3	—	$AV_{CC} + 0.3$	V	
Analog power supply current	AI_{OPE}	AV_{CC}	$AV_{CC} = 3.0 \text{ V}$	—	—	1.0	mA	*2
	AI_{STOP1}	AV_{CC}		—	600	—	μA	Reference value
	AI_{STOP2}	AV_{CC}		—	—	5	μA	
Analog input capacitance	C_{AIN}	AN0 to AN7		—	—	15.0	pF	
Allowable signal source impedance	R_{AIN}			—	—	10.0	k Ω	
Resolution (data length)				—	—	10	Bits	
Nonlinearity error			$AV_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$ $V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$	—	—	± 3.5	LSB	*4
			$AV_{CC} = 2.0 \text{ V to } 3.6 \text{ V}$ $V_{CC} = 2.0 \text{ V to } 3.6 \text{ V}$	—	—	± 5.5		
			Other than above	—	—	± 7.5		
Quantization error				—	—	± 0.5	LSB	
Absolute accuracy			$AV_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$ $V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$	—	—	± 4.0	LSB	*4
			$AV_{CC} = 2.0 \text{ V to } 3.6 \text{ V}$ $V_{CC} = 2.0 \text{ V to } 3.6 \text{ V}$	—	—	± 6.0		
			Other than above	—	—	± 8.0		
Conversion time			$AV_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$ $V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$	12.4	—	124	μs	
			Other than above	31	—	124		

Notes: 1. Set $AV_{CC} = V_{CC}$ when the A/D converter is not used.

2. AI_{STOP1} is the current in active and sleep modes while the A/D converter is idle.

3. AI_{STOP2} is the current at a reset and in standby, watch, subactive, and subsleep modes while the A/D converter is idle.

4. Conversion time = 62 μs

25.4.5 $\Delta\Sigma$ A/D Converter Characteristics

Table 25.18 lists the $\Delta\Sigma$ A/D converter characteristics.

Table 25.18 $\Delta\Sigma$ A/D Converter Characteristics

Item	Symbol	Applicable Pins	Test Condition	Values			Unit	Notes
				Min.	Typ.	Max.		
Analog power supply voltage	DV _{cc}	DV _{cc}		2.2	—	3.6	V	*1
Analog power supply current	DI _{OPE}	DV _{cc}	DV _{cc} = 3.0 V, f _{OVS} = 1.6 MHz	—	TBD	—	mA	Reference value
	DI _{STOP1}	DV _{cc}	DV _{cc} = 3.0 V, f _{OVS} = 1.6 MHz	—	TBD	—	μA	*2 Reference value
	DI _{STOP2}	DVcc	DV _{cc} = 3.0 V, f _{OVS} = 1.6 MHz	—	TBD	—	μA	*3 Reference value
Resolution				14	—	—	Bits	
Oversampling frequency f _{OVS}			DV _{cc} = 2.2 to 3.6 V, V _{cc} = 2.2 to 3.6 V	0.25	1.6	TBD	MHz	
			DV _{cc} = 2.7 to 3.6 V, V _{cc} = 2.7 to 3.6 V	0.25	1.6	TBD	MHz	
Sampling frequency f _s			DV _{cc} = 2.2 to 3.6 V, V _{cc} = 2.2 to 3.6 V	0.78	5.0	TBD	kHz	
			DV _{cc} = 2.7 to 3.6 V, V _{cc} = 2.7 to 3.6 V	0.78	5.0	TBD	kHz	
Conversion speed			DV _{cc} = 2.2 to 3.6 V, V _{cc} = 2.2 to 3.6 V	TBD	200	1280	μs	
			DV _{cc} = 2.7 to 3.6 V, V _{cc} = 2.7 to 3.6 V	TBD	200	1280	μs	
Integral lineality error			PGA bypass (DV _{cc} = 3.0 V, Vref = 2.7 V, conversion speed = 160 μs)	—	TBD	—	LSB	

Item	Symbol	Applicable Pins	Test Condition	Values			Unit	Notes
				Min.	Typ.	Max.		
Differential lineality error			PGA bypass ($DV_{cc} = 3.0\text{ V}$, $V_{ref} = 2.7\text{ V}$, conversion speed = 160 μs)	—	TBD	—	LSB	
Offset error			PGA bypass ($DV_{cc} = 3.0\text{ V}$, $V_{ref} = 2.7\text{ V}$, conversion speed = 160 μs)	—	TBD	—	mV	
Full scale error			PGA bypass ($DV_{cc} = 3.0\text{ V}$, $V_{ref} = 2.7\text{ V}$, conversion speed = 160 μs)	—	TBD	—	LSB	
PGA gain				—	1/3	—	V/V	
				—	1	—	V/V	
				—	2	—	V/V	
				—	4	—	V/V	
PGA gain error	Tad		PGA = 1/3, $DV_{cc} = 3.0\text{ V}$	—	TBD	—	mV	
			PGA = 1, $DV_{cc} = 3.0\text{ V}$	—	TBD	—	mV	
			PGA = 2, $DV_{cc} = 3.0\text{ V}$	—	TBD	—	mV	
			PGA = 4, $DV_{cc} = 3.0\text{ V}$	—	TBD	—	mV	
Internal reference voltage		REF		—	TBD	—	V	*4
External reference voltage		V_{ref}		0.1 DV_{cc}	—	0.9 DV_{cc}	V	

Item	Symbol	Applicable Pins	Test Condition	Values			Unit	Notes
				Min.	Typ.	Max.		
Analog data input voltage	Ain	Ain1, Ain2	PGA = 1/3	0.3	—	$2.7 V_{ref}$ ($2.7 V_{ref}$ < DV_{cc})	V	
			PGA = 1, bypass	0.1	—	V_{ref}	V	
			PGA = 2	0.1	—	$0.5 V_{ref}$	V	
			PGA = 4	0.1	—	$0.25 V_{ref}$	V	
Operating temperature	Ta			0	—	50	°C	

- Notes:
1. Set $DV_{cc} = V_{cc}$ when the $\Delta\Sigma$ A/D converter is not used.
 2. DI_{STOP1} is the current in active and sleep modes while the $\Delta\Sigma$ A/D converter is idle.
 3. DI_{STOP2} is the current at a reset and in standby, watch, subactive, and subsleep modes while the $\Delta\Sigma$ A/D converter is idle.
 4. BGR stabilization time = 10 μ s ($Ta = 25^\circ\text{C}$, $V_{cc} = 3.0$ V)

25.4.6 LCD Characteristics

Table 25.19 shows the LCD characteristics.

Table 25.19 LCD Characteristics

$V_{CC} = 1.8 \text{ V to } 3.6 \text{ V}$, $AV_{CC} = 1.8 \text{ V to } 3.6 \text{ V}$, $V_{SS} = AV_{SS} = 0.0 \text{ V}$, unless otherwise specified.

Item	Symbol	Applicable Pins	Test Condition	Values			Unit	Notes
				Min.	Typ.	Max.		
Segment driver drop voltage	V_{DS}	SEG1 to SEG32	$I_D = 2 \mu\text{A}$ $V1 = 2.7 \text{ V to } 3.6 \text{ V}$	—	—	0.6	V	*1
Common driver drop voltage	V_{DC}	COM1 to COM4	$I_D = 2 \mu\text{A}$ $V1 = 2.7 \text{ V to } 3.6 \text{ V}$	—	—	0.3	V	*1
LCD power supply split-resistance	R_{LCD}		Between V1 and V_{SS}	1.5	3.0	7.0	MΩ	
LCD display voltage	V_{LCD}	V1		2.2	—	3.6	V	*2
V3 power supply voltage	V_{LCD3}	V3	Between V3 and V_{SS}	0.9	1.0	1.1	V	*3*4
V2 power supply voltage	V_{LCD2}	V2	Between V2 and V_{SS}	—	2.0 ($V_{LCD3} \times 2$)	—	V	*3*4
V1 power supply voltage	V_{LCD1}	V1	Between V1 and V_{SS}	—	3.0 ($V_{LCD3} \times 3$)	—	V	*3*4
3-V constant voltage LCD power supply circuit current consumption	I_{LCD}	Vcc	$V_{CC} = 3.0 \text{ V}$ Booster clock: 125 kHz	—	20	—	μA	Reference value*4*5

- Notes:
1. The voltage drop from power supply pins V1, V2, V3, and V_{SS} to each segment pin or common pin.
 2. When the LCD display voltage is supplied from an external power source, ensure that the following relationship is maintained: $V1 \geq V2 \geq V3 \geq V_{SS}$.
 3. The value when the LCD power supply split-resistor is separated and 3-V constant voltage power supply circuit is driven.
 4. For details on the register (BGRMR) setting range when the voltage of the V3 pin is set to 1.0 V, refer to section 20.3.5, BGR Control Register (BGRMR).
 5. Includes the current consumption of the band-gap reference circuit (operation).

25.4.7 Power-On Reset Circuit Characteristics

Table 25.20 lists the power-on reset circuit characteristics.

Table 25.20 Power-On Reset Circuit Characteristics

$V_{CC} = 1.8\text{ V to }3.6\text{ V}$, $AV_{CC} = 1.8\text{ V to }3.6\text{ V}$, $V_{SS} = AV_{SS} = 0.0\text{ V}$,
 $T_a = -20\text{ to }+75^{\circ}\text{C}$ (regular specifications), $T_a = -40\text{ to }+85^{\circ}\text{C}$ (wide-range specifications),
unless otherwise specified.

Item	Symbol	Test Condition	Values			Unit	Notes
			Min.	Typ.	Max.		
Reset voltage	V_{rst}		$0.7V_{CC}$	$0.8V_{CC}$	$0.9V_{CC}$	V	
Power supply rise time	t_{vtr}		The V_{CC} rise time should be at least twice as fast as the $\overline{RES}$ rise time.				
Reset count time	t_{out}		0.8	—	4.0	μs	
Count start time	t_{cr}		Adjustable by the value of the external capacitor of the $\overline{RES}$ pin.				
On-chip pull-up resistance	R_p	$V_{CC} = 3.0\text{ V}$	60	100	—	$\text{k}\Omega$	




Figure 25.1 Power-On Reset Circuit Reset Timing

25.4.8 Watchdog Timer Characteristics

Table 25.21 Watchdog Timer Characteristics

$V_{CC} = 1.8\text{ V to }3.6\text{ V}$, $AV_{CC} = 1.8\text{ V to }3.6\text{ V}$, $V_{SS} = AV_{SS} = 0.0\text{ V}$,
 $T_a = -20\text{ to }+75^{\circ}\text{C}$ (regular specifications), $T_a = -40\text{ to }+85^{\circ}\text{C}$ (wide-range specifications),
unless otherwise specified.

Item	Symbol	Applicable Pins	Test Condition	Values			Unit	Notes
				Min.	Typ.	Max.		
On-chip oscillator overflow time	t_{ovf}			0.2	0.4	—	s	

25.5 Operation Timing

Figures 25.2 to 25.7 show operation timings.




Figure 25.2 Clock Input Timing




Figure 25.3 $\overline{RES}$ Low Width Timing




Figure 25.4 Input Timing




Figure 25.5 SCK3 Input Clock Timing




Figure 25.6 SCI3 Input/Output Timing in Clocked Synchronous Mode






Figure 25.7 Clock Input Timing for TCLKA to TCLKC Pins



25.7 Resonator Equivalent Circuit




Figure 25.10 Resonator Equivalent Circuit

25.8 Usage Note

The F-ZTAT and masked ROM versions satisfy the electrical characteristics shown in this manual, but actual electrical characteristic values, operating margins, noise margins, and other properties may vary due to differences in manufacturing process, on-chip ROM, layout patterns, and so on.

When system evaluation testing is carried out using the F-ZTAT version, the same evaluation testing should also be conducted for the masked ROM version when changing over to that version.

Preliminary

Appendix

A. Instruction Set

A.1 Instruction List

Condition Code

Symbol	Description
Rd	General destination register
Rs	General source register
Rn	General register
ERd	General destination register (address register or 32-bit register)
ERs	General source register (address register or 32-bit register)
ERn	General register (32-bit register)
(EAd)	Destination operand
(EAs)	Source operand
PC	Program counter
SP	Stack pointer
CCR	Condition-code register
N	N (negative) flag in CCR
Z	Z (zero) flag in CCR
V	V (overflow) flag in CCR
C	C (carry) flag in CCR
disp	Displacement
→	Transfer from the operand on the left to the operand on the right, or transition from the state on the left to the state on the right
+	Addition of the operands on both sides
−	Subtraction of the operand on the right from the operand on the left
×	Multiplication of the operands on both sides
÷	Division of the operand on the left by the operand on the right
^	Logical AND of the operands on both sides
∨	Logical OR of the operands on both sides
⊕	Logical exclusive OR of the operands on both sides
¬	NOT (logical complement)
(), < >	Contents of operand

Note: General registers include 8-bit registers (R0H to R7H and R0L to R7L) and 16-bit registers (R0 to R7 and E0 to E7).

Condition Code Notation (cont)

Symbol	Description
↕	Changed according to execution result
*	Undetermined (no guaranteed value)
0	Cleared to 0
1	Set to 1
—	Not affected by execution of the instruction
Δ	Varies depending on conditions, described in notes

Table A.1 Instruction Set

1. Data Transfer Instructions

Mnemonic		Operand Size	Addressing Mode and Instruction Length (bytes)								Operation	Condition Code						No. of States ^{*1}	
			#xx	Rn	@ERn	@(d, ERn)	@-ERn@ERn+	@aa	@(d, PC)	@@aa		I	I	H	N	Z	V	C	Normal
MOV	MOV.B #xx:8, Rd	B	2								#xx:8 → Rd8	—	—	↕	↕	0	—	2	
	MOV.B Rs, Rd	B		2							Rs8 → Rd8	—	—	↕	↕	0	—	2	
	MOV.B @ERs, Rd	B			2						@ERs → Rd8	—	—	↕	↕	0	—	4	
	MOV.B @(d:16, ERs), Rd	B				4					@(d:16, ERs) → Rd8	—	—	↕	↕	0	—	6	
	MOV.B @(d:24, ERs), Rd	B					8				@(d:24, ERs) → Rd8	—	—	↕	↕	0	—	10	
	MOV.B @ERs+, Rd	B					2				@ERs → Rd8 ERs32+1 → ERs32	—	—	↕	↕	0	—	6	
	MOV.B @aa:8, Rd	B						2			@aa:8 → Rd8	—	—	↕	↕	0	—	4	
	MOV.B @aa:16, Rd	B						4			@aa:16 → Rd8	—	—	↕	↕	0	—	6	
	MOV.B @aa:24, Rd	B						6			@aa:24 → Rd8	—	—	↕	↕	0	—	8	
	MOV.B Rs, @ERd	B			2						Rs8 → @ERd	—	—	↕	↕	0	—	4	
	MOV.B Rs, @(d:16, ERd)	B				4					Rs8 → @(d:16, ERd)	—	—	↕	↕	0	—	6	
	MOV.B Rs, @(d:24, ERd)	B					8				Rs8 → @(d:24, ERd)	—	—	↕	↕	0	—	10	
	MOV.B Rs, @-ERd	B					2				ERd32-1 → ERd32 Rs8 → @ERd	—	—	↕	↕	0	—	6	
	MOV.B Rs, @aa:8	B						2			Rs8 → @aa:8	—	—	↕	↕	0	—	4	
	MOV.B Rs, @aa:16	B						4			Rs8 → @aa:16	—	—	↕	↕	0	—	6	
	MOV.B Rs, @aa:24	B						6			Rs8 → @aa:24	—	—	↕	↕	0	—	8	
	MOV.W #xx:16, Rd	W	4								#xx:16 → Rd16	—	—	↕	↕	0	—	4	
	MOV.W Rs, Rd	W		2							Rs16 → Rd16	—	—	↕	↕	0	—	2	
	MOV.W @ERs, Rd	W			2						@ERs → Rd16	—	—	↕	↕	0	—	4	
	MOV.W @(d:16, ERs), Rd	W				4					@(d:16, ERs) → Rd16	—	—	↕	↕	0	—	6	
	MOV.W @(d:24, ERs), Rd	W					8				@(d:24, ERs) → Rd16	—	—	↕	↕	0	—	10	
	MOV.W @ERs+, Rd	W					2				@ERs → Rd16 ERs32+2 → @ERd32	—	—	↕	↕	0	—	6	
	MOV.W @aa:16, Rd	W						4			@aa:16 → Rd16	—	—	↕	↕	0	—	6	
	MOV.W @aa:24, Rd	W						6			@aa:24 → Rd16	—	—	↕	↕	0	—	8	
	MOV.W Rs, @ERd	W			2						Rs16 → @ERd	—	—	↕	↕	0	—	4	
	MOV.W Rs, @(d:16, ERd)	W				4					Rs16 → @(d:16, ERd)	—	—	↕	↕	0	—	6	
	MOV.W Rs, @(d:24, ERd)	W					8				Rs16 → @(d:24, ERd)	—	—	↕	↕	0	—	10	

Mnemonic		Operand Size	Addressing Mode and Instruction Length (bytes)									Operation	Condition Code						No. of States ^{*1}	
			#xx	Rn	@ERn	@ (d, ERn)	@-ERn@ERn+	@aa	@ (d, PC)	@@aa	I								Normal	Advanced
													I	H	N	Z	V	C		
MOV	MOV.W Rs, @-ERd	W				2					ERd32-2 → ERd32 Rs16 → @ERd	—	—	↕	↕	0	—	6		
	MOV.W Rs, @aa:16	W					4				Rs16 → @aa:16	—	—	↕	↕	0	—	6		
	MOV.W Rs, @aa:24	W					6				Rs16 → @aa:24	—	—	↕	↕	0	—	8		
	MOV.L #xx:32, ERd	L	6								#xx:32 → ERd32	—	—	↕	↕	0	—	6		
	MOV.L ERs, ERd	L		2							ERs32 → ERd32	—	—	↕	↕	0	—	2		
	MOV.L @ERs, ERd	L			4						@ERs → ERd32	—	—	↕	↕	0	—	8		
	MOV.L @ (d:16, ERs), ERd	L				6					@ (d:16, ERs) → ERd32	—	—	↕	↕	0	—	10		
	MOV.L @ (d:24, ERs), ERd	L				10					@ (d:24, ERs) → ERd32	—	—	↕	↕	0	—	14		
	MOV.L @ERs+, ERd	L					4				@ERs → ERd32 ERs32+4 → ERs32	—	—	↕	↕	0	—	10		
	MOV.L @aa:16, ERd	L						6			@aa:16 → ERd32	—	—	↕	↕	0	—	10		
	MOV.L @aa:24, ERd	L						8			@aa:24 → ERd32	—	—	↕	↕	0	—	12		
	MOV.L ERs, @ERd	L			4						ERs32 → @ERd	—	—	↕	↕	0	—	8		
	MOV.L ERs, @ (d:16, ERd)	L				6					ERs32 → @ (d:16, ERd)	—	—	↕	↕	0	—	10		
	MOV.L ERs, @ (d:24, ERd)	L				10					ERs32 → @ (d:24, ERd)	—	—	↕	↕	0	—	14		
	MOV.L ERs, @-ERd	L					4				ERd32-4 → ERd32 ERs32 → @ERd	—	—	↕	↕	0	—	10		
MOV.L ERs, @aa:16	L						6			ERs32 → @aa:16	—	—	↕	↕	0	—	10			
MOV.L ERs, @aa:24	L						8			ERs32 → @aa:24	—	—	↕	↕	0	—	12			
POP	POP.W Rn	W								2	@SP → Rn16 SP+2 → SP	—	—	↕	↕	0	—	6		
	POP.L ERn	L								4	@SP → ERn32 SP+4 → SP	—	—	↕	↕	0	—	10		
PUSH	PUSH.W Rn	W								2	SP-2 → SP Rn16 → @SP	—	—	↕	↕	0	—	6		
	PUSH.L ERn	L								4	SP-4 → SP ERn32 → @SP	—	—	↕	↕	0	—	10		
MOVFPE	MOVFPE @aa:16, Rd	B					4				Cannot be used in this LSI	Cannot be used in this LSI								
MOVTPTE	MOVTPTE Rs, @aa:16	B					4				Cannot be used in this LSI	Cannot be used in this LSI								

2. Arithmetic Instructions

Mnemonic		Operand Size	Addressing Mode and Instruction Length (bytes)								Operation	Condition Code					No. of States ^{*1}		
			#xx	Rn	@ERn	@ (d, ERn)	@-ERn@ERN+	@aa	@ (d, PC)	@@aa		I						Normal	Advanced
													I	H	N	Z	V		
ADD	ADD.B #xx:8, Rd	B	2								Rd8+#xx:8 → Rd8	—	↑	↑	↑	↑	↑	2	
	ADD.B Rs, Rd	B		2							Rd8+Rs8 → Rd8	—	↑	↑	↑	↑	↑	2	
	ADD.W #xx:16, Rd	W	4								Rd16+#xx:16 → Rd16	—	(1)	↑	↑	↑	↑	4	
	ADD.W Rs, Rd	W		2							Rd16+Rs16 → Rd16	—	(1)	↑	↑	↑	↑	2	
	ADD.L #xx:32, ERd	L	6								ERd32+#xx:32 → ERd32	—	(2)	↑	↑	↑	↑	6	
	ADD.L ERs, ERd	L		2							ERd32+ERs32 → ERd32	—	(2)	↑	↑	↑	↑	2	
ADDX	ADDX.B #xx:8, Rd	B	2								Rd8+#xx:8 +C → Rd8	—	↑	↑	(3)	↑	↑	2	
	ADDX.B Rs, Rd	B		2							Rd8+Rs8 +C → Rd8	—	↑	↑	(3)	↑	↑	2	
ADDS	ADDS.L #1, ERd	L		2							ERd32+1 → ERd32	—	—	—	—	—	—	2	
	ADDS.L #2, ERd	L		2							ERd32+2 → ERd32	—	—	—	—	—	—	2	
	ADDS.L #4, ERd	L		2							ERd32+4 → ERd32	—	—	—	—	—	—	2	
INC	INC.B Rd	B		2							Rd8+1 → Rd8	—	—	↑	↑	↑	—	2	
	INC.W #1, Rd	W		2							Rd16+1 → Rd16	—	—	↑	↑	↑	—	2	
	INC.W #2, Rd	W		2							Rd16+2 → Rd16	—	—	↑	↑	↑	—	2	
	INC.L #1, ERd	L		2							ERd32+1 → ERd32	—	—	↑	↑	↑	—	2	
	INC.L #2, ERd	L		2							ERd32+2 → ERd32	—	—	↑	↑	↑	—	2	
DAA	DAA Rd	B		2							Rd8 decimal adjust → Rd8	—	*	↑	↑	*	—	2	
SUB	SUB.B Rs, Rd	B		2							Rd8-Rs8 → Rd8	—	↑	↑	↑	↑	↑	2	
	SUB.W #xx:16, Rd	W	4								Rd16-#xx:16 → Rd16	—	(1)	↑	↑	↑	↑	4	
	SUB.W Rs, Rd	W		2							Rd16-Rs16 → Rd16	—	(1)	↑	↑	↑	↑	2	
	SUB.L #xx:32, ERd	L	6								ERd32-#xx:32 → ERd32	—	(2)	↑	↑	↑	↑	6	
	SUB.L ERs, ERd	L		2							ERd32-ERs32 → ERd32	—	(2)	↑	↑	↑	↑	2	
SUBX	SUBX.B #xx:8, Rd	B	2								Rd8-#xx:8-C → Rd8	—	↑	↑	(3)	↑	↑	2	
	SUBX.B Rs, Rd	B		2							Rd8-Rs8-C → Rd8	—	↑	↑	(3)	↑	↑	2	
SUBS	SUBS.L #1, ERd	L		2							ERd32-1 → ERd32	—	—	—	—	—	—	2	
	SUBS.L #2, ERd	L		2							ERd32-2 → ERd32	—	—	—	—	—	—	2	
	SUBS.L #4, ERd	L		2							ERd32-4 → ERd32	—	—	—	—	—	—	2	
DEC	DEC.B Rd	B		2							Rd8-1 → Rd8	—	—	↑	↑	↑	—	2	
	DEC.W #1, Rd	W		2							Rd16-1 → Rd16	—	—	↑	↑	↑	—	2	
	DEC.W #2, Rd	W		2							Rd16-2 → Rd16	—	—	↑	↑	↑	—	2	












Mnemonic		Operand Size	Addressing Mode and Instruction Length (bytes)								Operation	Condition Code						No. of States ^{*1}	
			#xx	Rn	@ERn	@ (d, ERn)	@-ERn@ERn+	@aa	@ (d, PC)	@@aa								I	Normal
												I	H	N	Z	V	C		
DEC	DEC.L #1, ERd	L	2								ERd32-1 → ERd32	—	—	↓	↓	↓	—	2	
	DEC.L #2, ERd	L	2								ERd32-2 → ERd32	—	—	↓	↓	↓	—	2	
DAS	DAS.Rd	B	2								Rd8 decimal adjust → Rd8	—	*	↓	↓	*	—	2	
MULXU	MULXU. B Rs, Rd	B	2								Rd8 × Rs8 → Rd16 (unsigned multiplication)	—	—	—	—	—	—	14	
	MULXU. W Rs, ERd	W	2								Rd16 × Rs16 → ERd32 (unsigned multiplication)	—	—	—	—	—	—	22	
MULXS	MULXS. B Rs, Rd	B	4								Rd8 × Rs8 → Rd16 (signed multiplication)	—	—	↓	↓	—	—	16	
	MULXS. W Rs, ERd	W	4								Rd16 × Rs16 → ERd32 (signed multiplication)	—	—	↓	↓	—	—	24	
DIVXU	DIVXU. B Rs, Rd	B	2								Rd16 ÷ Rs8 → Rd16 (RdH: remainder, RdL: quotient) (unsigned division)	—	—	(6)	(7)	—	—	14	
	DIVXU. W Rs, ERd	W	2								ERd32 ÷ Rs16 → ERd32 (Ed: remainder, Rd: quotient) (unsigned division)	—	—	(6)	(7)	—	—	22	
DIVXS	DIVXS. B Rs, Rd	B	4								Rd16 ÷ Rs8 → Rd16 (RdH: remainder, RdL: quotient) (signed division)	—	—	(8)	(7)	—	—	16	
	DIVXS. W Rs, ERd	W	4								ERd32 ÷ Rs16 → ERd32 (Ed: remainder, Rd: quotient) (signed division)	—	—	(8)	(7)	—	—	24	
CMP	CMP.B #xx:8, Rd	B	2								Rd8-#xx:8	—	↓	↓	↓	↓	↓	2	
	CMP.B Rs, Rd	B	2								Rd8-Rs8	—	↓	↓	↓	↓	↓	2	
	CMP.W #xx:16, Rd	W	4								Rd16-#xx:16	—	(1)	↓	↓	↓	↓	4	
	CMP.W Rs, Rd	W	2								Rd16-Rs16	—	(1)	↓	↓	↓	↓	2	
	CMP.L #xx:32, ERd	L	6								ERd32-#xx:32	—	(2)	↓	↓	↓	↓	4	
	CMP.L ERs, ERd	L	2								ERd32-ERs32	—	(2)	↓	↓	↓	↓	2	

Mnemonic		Operand Size	Addressing Mode and Instruction Length (bytes)								Operation	Condition Code						No. of States ^{*1}		
			#xx	Rn	@ERn	@ (d, ERn)	@-ERn@ERn+	@aa	@ (d, PC)	@@aa		I							Normal	Advanced
													I	H	N	Z	V	C		
NEG	NEG.B Rd	B	2								0-Rd8 → Rd8	—	↓	↓	↓	↓	↓	2		
	NEG.W Rd	W	2								0-Rd16 → Rd16	—	↓	↓	↓	↓	↓	2		
	NEG.L ERd	L	2								0-ERd32 → ERd32	—	↓	↓	↓	↓	↓	2		
EXTU	EXTU.W Rd	W	2								0 → (<bits 15 to 8> of Rd16)	—	—	0	↓	0	—	2		
	EXTU.L ERd	L	2								0 → (<bits 31 to 16> of ERd32)	—	—	0	↓	0	—	2		
EXTS	EXTS.W Rd	W	2								(<bit 7> of Rd16) → (<bits 15 to 8> of Rd16)	—	—	↓	↓	0	—	2		
	EXTS.L ERd	L	2								(<bit 15> of ERd32) → (<bits 31 to 16> of ERd32)	—	—	↓	↓	0	—	2		

3. Logic Instructions

Mnemonic		Operand Size	Addressing Mode and Instruction Length (bytes)								Operation	Condition Code						No. of States ^{*1}	
			#xx	Rn	@ERn	@ (d, ERn)	@-ERn/@ERn+	@aa	@ (d, PC)	@@aa		I	H	N	Z	V	C	Normal	Advanced
AND	AND.B #xx:8, Rd	B	2								Rd8 $\wedge$ #xx:8 $\rightarrow$ Rd8	—	—	$\uparrow$	$\uparrow$	0	—	2	
	AND.B Rs, Rd	B		2							Rd8 $\wedge$ Rs8 $\rightarrow$ Rd8	—	—	$\uparrow$	$\uparrow$	0	—	2	
	AND.W #xx:16, Rd	W	4								Rd16 $\wedge$ #xx:16 $\rightarrow$ Rd16	—	—	$\uparrow$	$\uparrow$	0	—	4	
	AND.W Rs, Rd	W		2							Rd16 $\wedge$ Rs16 $\rightarrow$ Rd16	—	—	$\uparrow$	$\uparrow$	0	—	2	
	AND.L #xx:32, ERd	L	6								ERd32 $\wedge$ #xx:32 $\rightarrow$ ERd32	—	—	$\uparrow$	$\uparrow$	0	—	6	
	AND.L ERs, ERd	L		4							ERd32 $\wedge$ ERs32 $\rightarrow$ ERd32	—	—	$\uparrow$	$\uparrow$	0	—	4	
OR	OR.B #xx:8, Rd	B	2								Rd8#xx:8 $\rightarrow$ Rd8	—	—	$\uparrow$	$\uparrow$	0	—	2	
	OR.B Rs, Rd	B		2							Rd8Rs8 $\rightarrow$ Rd8	—	—	$\uparrow$	$\uparrow$	0	—	2	
	OR.W #xx:16, Rd	W	4								Rd16#xx:16 $\rightarrow$ Rd16	—	—	$\uparrow$	$\uparrow$	0	—	4	
	OR.W Rs, Rd	W		2							Rd16Rs16 $\rightarrow$ Rd16	—	—	$\uparrow$	$\uparrow$	0	—	2	
	OR.L #xx:32, ERd	L	6								ERd32#xx:32 $\rightarrow$ ERd32	—	—	$\uparrow$	$\uparrow$	0	—	6	
	OR.L ERs, ERd	L		4							ERd32ERs32 $\rightarrow$ ERd32	—	—	$\uparrow$	$\uparrow$	0	—	4	
XOR	XOR.B #xx:8, Rd	B	2								Rd8 $\oplus$ #xx:8 $\rightarrow$ Rd8	—	—	$\uparrow$	$\uparrow$	0	—	2	
	XOR.B Rs, Rd	B		2							Rd8 $\oplus$ Rs8 $\rightarrow$ Rd8	—	—	$\uparrow$	$\uparrow$	0	—	2	
	XOR.W #xx:16, Rd	W	4								Rd16 $\oplus$ #xx:16 $\rightarrow$ Rd16	—	—	$\uparrow$	$\uparrow$	0	—	4	
	XOR.W Rs, Rd	W		2							Rd16 $\oplus$ Rs16 $\rightarrow$ Rd16	—	—	$\uparrow$	$\uparrow$	0	—	2	
	XOR.L #xx:32, ERd	L	6								ERd32 $\oplus$ #xx:32 $\rightarrow$ ERd32	—	—	$\uparrow$	$\uparrow$	0	—	6	
	XOR.L ERs, ERd	L		4							ERd32 $\oplus$ ERs32 $\rightarrow$ ERd32	—	—	$\uparrow$	$\uparrow$	0	—	4	
NOT	NOT.B Rd	B		2							$\neg$ Rd8 $\rightarrow$ Rd8	—	—	$\uparrow$	$\uparrow$	0	—	2	
	NOT.W Rd	W		2							$\neg$ Rd16 $\rightarrow$ Rd16	—	—	$\uparrow$	$\uparrow$	0	—	2	
	NOT.L ERd	L		2							$\neg$ Rd32 $\rightarrow$ Rd32	—	—	$\uparrow$	$\uparrow$	0	—	2	

4. Shift Instructions

Mnemonic		Operand Size	Addressing Mode and Instruction Length (bytes)								Operation	Condition Code						No. of States ^{*1}	
			#xx	Rn	@ERn	@ (d, ERn)	@-ERn/@ERn+	@aa	@ (d, PC)	@@aa									
												Normal	Advanced						
SHAL	SHAL.B Rd	B	2									—	—	↑	↑	↑	↑	2	
	SHAL.W Rd	W	2									—	—	↑	↑	↑	↑	2	
	SHAL.L ERd	L	2										—	—	↑	↑	↑	↑	2
SHAR	SHAR.B Rd	B	2									—	—	↑	↑	0	↑	2	
	SHAR.W Rd	W	2									—	—	↑	↑	0	↑	2	
	SHAR.L ERd	L	2										—	—	↑	↑	0	↑	2
SHLL	SHLL.B Rd	B	2									—	—	↑	↑	0	↑	2	
	SHLL.W Rd	W	2									—	—	↑	↑	0	↑	2	
	SHLL.L ERd	L	2										—	—	↑	↑	0	↑	2
SHLR	SHLR.B Rd	B	2									—	—	↑	↑	0	↑	2	
	SHLR.W Rd	W	2									—	—	↑	↑	0	↑	2	
	SHLR.L ERd	L	2										—	—	↑	↑	0	↑	2
ROTXL	ROTXL.B Rd	B	2									—	—	↑	↑	0	↑	2	
	ROTXL.W Rd	W	2									—	—	↑	↑	0	↑	2	
	ROTXL.L ERd	L	2										—	—	↑	↑	0	↑	2
ROTXR	ROTXR.B Rd	B	2									—	—	↑	↑	0	↑	2	
	ROTXR.W Rd	W	2									—	—	↑	↑	0	↑	2	
	ROTXR.L ERd	L	2										—	—	↑	↑	0	↑	2
ROTL	ROTL.B Rd	B	2									—	—	↑	↑	0	↑	2	
	ROTL.W Rd	W	2									—	—	↑	↑	0	↑	2	
	ROTL.L ERd	L	2										—	—	↑	↑	0	↑	2
ROTR	ROTR.B Rd	B	2									—	—	↑	↑	0	↑	2	
	ROTR.W Rd	W	2									—	—	↑	↑	0	↑	2	
	ROTR.L ERd	L	2										—	—	↑	↑	0	↑	2

5. Bit-Manipulation Instructions

Mnemonic		Operand Size	Addressing Mode and Instruction Length (bytes)									Operation	Condition Code						No. of States ^{*1}	
			#xx	Rn	@ERn	@ (d, ERn)	@-ERn/@ERn+	@aa	@ (d, PC)	@@aa	I								Normal	Advanced
													I	H	N	Z	V	C		
BSET	BSET #xx:3, Rd	B	2								(#xx:3 of Rd8) ← 1	—	—	—	—	—	—	2		
	BSET #xx:3, @ERd	B		4							(#xx:3 of @ERd) ← 1	—	—	—	—	—	—	8		
	BSET #xx:3, @aa:8	B						4			(#xx:3 of @aa:8) ← 1	—	—	—	—	—	—	8		
	BSET Rn, Rd	B	2								(Rn8 of Rd8) ← 1	—	—	—	—	—	—	2		
	BSET Rn, @ERd	B		4							(Rn8 of @ERd) ← 1	—	—	—	—	—	—	8		
	BSET Rn, @aa:8	B						4			(Rn8 of @aa:8) ← 1	—	—	—	—	—	—	8		
BCLR	BCLR #xx:3, Rd	B	2								(#xx:3 of Rd8) ← 0	—	—	—	—	—	—	2		
	BCLR #xx:3, @ERd	B		4							(#xx:3 of @ERd) ← 0	—	—	—	—	—	—	8		
	BCLR #xx:3, @aa:8	B						4			(#xx:3 of @aa:8) ← 0	—	—	—	—	—	—	8		
	BCLR Rn, Rd	B	2								(Rn8 of Rd8) ← 0	—	—	—	—	—	—	2		
	BCLR Rn, @ERd	B		4							(Rn8 of @ERd) ← 0	—	—	—	—	—	—	8		
	BCLR Rn, @aa:8	B						4			(Rn8 of @aa:8) ← 0	—	—	—	—	—	—	8		
BNOT	BNOT #xx:3, Rd	B	2								(#xx:3 of Rd8) ← ¬ (#xx:3 of Rd8)	—	—	—	—	—	—	2		
	BNOT #xx:3, @ERd	B		4							(#xx:3 of @ERd) ← ¬ (#xx:3 of @ERd)	—	—	—	—	—	—	8		
	BNOT #xx:3, @aa:8	B						4			(#xx:3 of @aa:8) ← ¬ (#xx:3 of @aa:8)	—	—	—	—	—	—	8		
	BNOT Rn, Rd	B	2								(Rn8 of Rd8) ← ¬ (Rn8 of Rd8)	—	—	—	—	—	—	2		
	BNOT Rn, @ERd	B		4							(Rn8 of @ERd) ← ¬ (Rn8 of @ERd)	—	—	—	—	—	—	8		
	BNOT Rn, @aa:8	B						4			(Rn8 of @aa:8) ← ¬ (Rn8 of @aa:8)	—	—	—	—	—	—	8		
BTST	BTST #xx:3, Rd	B	2								¬ (#xx:3 of Rd8) → Z	—	—	—	↑	—	—	2		
	BTST #xx:3, @ERd	B		4							¬ (#xx:3 of @ERd) → Z	—	—	—	↑	—	—	6		
	BTST #xx:3, @aa:8	B						4			¬ (#xx:3 of @aa:8) → Z	—	—	—	↑	—	—	6		
	BTST Rn, Rd	B	2								¬ (Rn8 of @Rd8) → Z	—	—	—	↑	—	—	2		
	BTST Rn, @ERd	B		4							¬ (Rn8 of @ERd) → Z	—	—	—	↑	—	—	6		
	BTST Rn, @aa:8	B						4			¬ (Rn8 of @aa:8) → Z	—	—	—	↑	—	—	6		
BLD	BLD #xx:3, Rd	B	2								(#xx:3 of Rd8) → C	—	—	—	—	—	↑	2		

Mnemonic		Operand Size	Addressing Mode and Instruction Length (bytes)								Operation	Condition Code						No. of States ^{*1}	
			#xx	Rn	@ERn	@ (d, ERn)	@-ERn/@ERn+	@aa	@ (d, PC)	@@aa								I	Normal
												I	H	N	Z	V	C		
BLD	BLD #xx:3, @ERd	B		4						(#xx:3 of @ERd) → C	—	—	—	—	↑	6			
	BLD #xx:3, @aa:8	B					4			(#xx:3 of @aa:8) → C	—	—	—	—	↑	6			
BILD	BILD #xx:3, Rd	B	2							¬ (#xx:3 of Rd8) → C	—	—	—	—	↑	2			
	BILD #xx:3, @ERd	B		4						¬ (#xx:3 of @ERd) → C	—	—	—	—	↑	6			
	BILD #xx:3, @aa:8	B					4			¬ (#xx:3 of @aa:8) → C	—	—	—	—	↑	6			
BST	BST #xx:3, Rd	B	2							C → (#xx:3 of Rd8)	—	—	—	—	—	2			
	BST #xx:3, @ERd	B		4						C → (#xx:3 of @ERd24)	—	—	—	—	—	8			
	BST #xx:3, @aa:8	B					4			C → (#xx:3 of @aa:8)	—	—	—	—	—	8			
BIST	BIST #xx:3, Rd	B	2							¬ C → (#xx:3 of Rd8)	—	—	—	—	—	2			
	BIST #xx:3, @ERd	B		4						¬ C → (#xx:3 of @ERd24)	—	—	—	—	—	8			
	BIST #xx:3, @aa:8	B					4			¬ C → (#xx:3 of @aa:8)	—	—	—	—	—	8			
BAND	BAND #xx:3, Rd	B	2							C∧(#xx:3 of Rd8) → C	—	—	—	—	↑	2			
	BAND #xx:3, @ERd	B		4						C∧(#xx:3 of @ERd24) → C	—	—	—	—	↑	6			
	BAND #xx:3, @aa:8	B					4			C∧(#xx:3 of @aa:8) → C	—	—	—	—	↑	6			
BIAND	BIAND #xx:3, Rd	B	2							C∧¬ (#xx:3 of Rd8) → C	—	—	—	—	↑	2			
	BIAND #xx:3, @ERd	B		4						C∧¬ (#xx:3 of @ERd24) → C	—	—	—	—	↑	6			
	BIAND #xx:3, @aa:8	B					4			C∧¬ (#xx:3 of @aa:8) → C	—	—	—	—	↑	6			
BOR	BOR #xx:3, Rd	B	2							C∨(#xx:3 of Rd8) → C	—	—	—	—	↑	2			
	BOR #xx:3, @ERd	B		4						C∨(#xx:3 of @ERd24) → C	—	—	—	—	↑	6			
	BOR #xx:3, @aa:8	B					4			C∨(#xx:3 of @aa:8) → C	—	—	—	—	↑	6			
BIOR	BIOR #xx:3, Rd	B	2							C∨¬ (#xx:3 of Rd8) → C	—	—	—	—	↑	2			
	BIOR #xx:3, @ERd	B		4						C∨¬ (#xx:3 of @ERd24) → C	—	—	—	—	↑	6			
	BIOR #xx:3, @aa:8	B					4			C∨¬ (#xx:3 of @aa:8) → C	—	—	—	—	↑	6			
BXOR	BXOR #xx:3, Rd	B	2							C⊕(#xx:3 of Rd8) → C	—	—	—	—	↑	2			
	BXOR #xx:3, @ERd	B		4						C⊕(#xx:3 of @ERd24) → C	—	—	—	—	↑	6			
	BXOR #xx:3, @aa:8	B					4			C⊕(#xx:3 of @aa:8) → C	—	—	—	—	↑	6			
BIXOR	BIXOR #xx:3, Rd	B	2							C⊕¬ (#xx:3 of Rd8) → C	—	—	—	—	↑	2			
	BIXOR #xx:3, @ERd	B		4						C⊕¬ (#xx:3 of @ERd24) → C	—	—	—	—	↑	6			
	BIXOR #xx:3, @aa:8	B					4			C⊕¬ (#xx:3 of @aa:8) → C	—	—	—	—	↑	6			

6. Branching Instructions

Mnemonic		Operand Size	Addressing Mode and Instruction Length (bytes)								Operation	Condition Code	No. of States ^{*1}						
			#xx	Rn	@ERn	@ (d, ERn)	@-ERn/@ERn+	@aa	@ (d, PC)	@@aa			I	Normal	Advanced				
Bcc	BRA d:8 (BT d:8)	—							2		If condition is true then PC ← PC+d else next;	Always	—	—	—	—	—	—	4
	BRA d:16 (BT d:16)	—							4				—	—	—	—	—	—	6
	BRN d:8 (BF d:8)	—							2			Never	—	—	—	—	—	—	4
	BRN d:16 (BF d:16)	—							4				—	—	—	—	—	—	6
	BHI d:8	—							2			C _v Z = 0	—	—	—	—	—	—	4
	BHI d:16	—							4				—	—	—	—	—	—	6
	BLS d:8	—							2			C _v Z = 1	—	—	—	—	—	—	4
	BLS d:16	—							4				—	—	—	—	—	—	6
	BCC d:8 (BHS d:8)	—							2			C = 0	—	—	—	—	—	—	4
	BCC d:16 (BHS d:16)	—							4				—	—	—	—	—	—	6
	BCS d:8 (BLO d:8)	—							2			C = 1	—	—	—	—	—	—	4
	BCS d:16 (BLO d:16)	—							4				—	—	—	—	—	—	6
	BNE d:8	—							2			Z = 0	—	—	—	—	—	—	4
	BNE d:16	—							4				—	—	—	—	—	—	6
	BEQ d:8	—							2			Z = 1	—	—	—	—	—	—	4
	BEQ d:16	—							4				—	—	—	—	—	—	6
	BVC d:8	—							2			V = 0	—	—	—	—	—	—	4
	BVC d:16	—							4				—	—	—	—	—	—	6
	BVS d:8	—							2			V = 1	—	—	—	—	—	—	4
	BVS d:16	—							4				—	—	—	—	—	—	6
	BPL d:8	—							2			N = 0	—	—	—	—	—	—	4
	BPL d:16	—							4				—	—	—	—	—	—	6
	BMI d:8	—							2			N = 1	—	—	—	—	—	—	4
	BMI d:16	—							4				—	—	—	—	—	—	6
	BGE d:8	—							2			N⊕V = 0	—	—	—	—	—	—	4
	BGE d:16	—							4				—	—	—	—	—	—	6
	BLT d:8	—							2			N⊕V = 1	—	—	—	—	—	—	4
	BLT d:16	—							4				—	—	—	—	—	—	6
	BGT d:8	—							2			Z _v (N⊕V) = 0	—	—	—	—	—	—	4
	BGT d:16	—							4				—	—	—	—	—	—	6
	BLE d:8	—							2			Z _v (N⊕V) = 1	—	—	—	—	—	—	4
	BLE d:16	—							4				—	—	—	—	—	—	6

Mnemonic		Operand Size	Addressing Mode and Instruction Length (bytes)									Operation	Condition Code						No. of States ^{*1}	
			#xx	Rn	@ERn	@ (d, ERn)	@ -ERn/@ERn+	@aa	@ (d, PC)	@ @aa	I								Normal	Advanced
													I	H	N	Z	V	C		
JMP	JMP @ERn	—			2						PC ← ERn	—	—	—	—	—	—	4		
	JMP @aa:24	—						4			PC ← aa:24	—	—	—	—	—	—	6		
	JMP @ @aa:8	—								2	PC ← @aa:8	—	—	—	—	—	—	8	10	
BSR	BSR d:8	—							2		PC → @-SP PC ← PC+d:8	—	—	—	—	—	—	6	8	
	BSR d:16	—							4		PC → @-SP PC ← PC+d:16	—	—	—	—	—	—	8	10	
JSR	JSR @ERn	—			2						PC → @-SP PC ← ERn	—	—		—	—	—	6	8	
	JSR @aa:24	—						4			PC → @-SP PC ← aa:24	—	—	—	—	—	—	8	10	
	JSR @ @aa:8	—								2	PC → @-SP PC ← @aa:8	—	—	—	—	—	—	8	12	
RTS	RTS	—								2	PC ← @SP+	—	—	—	—	—	—	8	10	

7. System Control Instructions

Mnemonic		Operand Size	Addressing Mode and Instruction Length (bytes)								Operation	Condition Code						No. of States ^{*1}	
			#xx	Rn	@ERn	@ (d, ERn)	@ -ERn/@ERn+	@aa	@ (d, PC)	@@aa		I	H	N	Z	V	C	Normal	Advanced
RTE	RTE	—									CCR ← @SP+ PC ← @SP+	↑	↑	↑	↑	↑	↑	10	
SLEEP	SLEEP	—									Transition to power-down state							2	
LDC	LDC #xx:8, CCR	B	2								#xx:8 → CCR	↑	↑	↑	↑	↑	↑	2	
	LDC Rs, CCR	B		2							Rs8 → CCR	↑	↑	↑	↑	↑	↑	2	
	LDC @ERs, CCR	W			4						@ERs → CCR	↑	↑	↑	↑	↑	↑	6	
	LDC @ (d:16, ERs), CCR	W				6					@ (d:16, ERs) → CCR	↑	↑	↑	↑	↑	↑	8	
	LDC @ (d:24, ERs), CCR	W				10					@ (d:24, ERs) → CCR	↑	↑	↑	↑	↑	↑	12	
	LDC @ERs+, CCR	W					4				@ERs → CCR ERs32+2 → ERs32	↑	↑	↑	↑	↑	↑	8	
	LDC @aa:16, CCR	W						6			@aa:16 → CCR	↑	↑	↑	↑	↑	↑	8	
	LDC @aa:24, CCR	W							8		@aa:24 → CCR	↑	↑	↑	↑	↑	↑	10	
STC	STC CCR, Rd	B		2							CCR → Rd8							2	
	STC CCR, @ERd	W			4						CCR → @ERd							6	
	STC CCR, @ (d:16, ERd)	W				6					CCR → @ (d:16, ERd)							8	
	STC CCR, @ (d:24, ERd)	W				10					CCR → @ (d:24, ERd)							12	
	STC CCR, @-ERd	W					4				ERd32-2 → ERd32 CCR → @ERd							8	
	STC CCR, @aa:16	W						6			CCR → @aa:16							8	
	STC CCR, @aa:24	W							8		CCR → @aa:24							10	
ANDC	ANDC #xx:8, CCR	B	2								CCR^#xx:8 → CCR	↑	↑	↑	↑	↑	↑	2	
ORC	ORC #xx:8, CCR	B	2								CCRv#xx:8 → CCR	↑	↑	↑	↑	↑	↑	2	
XORC	XORC #xx:8, CCR	B	2								CCR@#xx:8 → CCR	↑	↑	↑	↑	↑	↑	2	
NOP	NOP	—								2	PC ← PC+2							2	


8. Block Transfer Instructions

Mnemonic		Operand Size	Addressing Mode and Instruction Length (bytes)								Operation	Condition Code						No. of States ^{*1}	
			#xx	Rn	@ERn	@ (d, ERn)	@-ERn/@ERn+	@aa	@ (d, PC)	@@aa		I	H	N	Z	V	C	Normal	Advanced
EEPMOV	EEPMOV. B	—								4	if R4L ≠ 0 then repeat @R5 → @R6 R5+1 → R5 R6+1 → R6 R4L-1 → R4L until R4L=0 else next	—	—	—	—	—	—	8+4n ^{*2}	
	EEPMOV. W	—								4	if R4 ≠ 0 then repeat @R5 → @R6 R5+1 → R5 R6+1 → R6 R4-1 → R4 until R4=0 else next	—	—	—	—	—	—	8+4n ^{*2}	

- Notes: 1. The number of states in cases where the instruction code and its operands are located in on-chip memory is shown here. For other cases, see Appendix A.3, Number of Execution States.
2. n is the value set in register R4L or R4.
- (1) Set to 1 when a carry or borrow occurs at bit 11; otherwise cleared to 0.
 - (2) Set to 1 when a carry or borrow occurs at bit 27; otherwise cleared to 0.
 - (3) Retains its previous value when the result is zero; otherwise cleared to 0.
 - (4) Set to 1 when the adjustment produces a carry; otherwise retains its previous value.
 - (5) The number of states required for execution of an instruction that transfers data in synchronization with the E clock is variable.
 - (6) Set to 1 when the divisor is negative; otherwise cleared to 0.
 - (7) Set to 1 when the divisor is zero; otherwise cleared to 0.
 - (8) Set to 1 when the quotient is negative; otherwise cleared to 0.

A.2 Operation Code Map

Table A.2 Operation Code Map (1)



AL AH	0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F
0	NOP	Table A-2 (2)	STC	LDC	ORC	XORC	ANDC	LDC	ADD	Table A-2 (2)	Table A-2 (2)	Table A-2 (2)	MOV		ADDX	Table A-2 (2)
1	Table A-2 (2)	Table A-2 (2)	Table A-2 (2)	Table A-2 (2)	OR.B	XOR.B	AND.B	Table A-2 (2)	SUB	Table A-2 (2)	Table A-2 (2)	Table A-2 (2)	CMP		SUBX	Table A-2 (2)
2	MOV.B															
3																
4	BRA	BRN	BHI	BLS	BCC	BCS	BNE	BEQ	BVC	BVS	BPL	BMI	BGE	BLT	BGT	BLE
5	MULXU	DIVXU	MULXU	DIVXU	RTS	BSR	RTE	Table A-2 (2)	JMP	BSR					JSR	
6					OR	XOR	AND	BST	MOV							
7	BSET	BNOT	BCLR	BTST	BOR	BXOR	BAND	BLD	MOV	Table A-2 (2)	Table A-2 (2)	EEPMOV	Table A-2 (3)			
8	ADD															
9	ADDX															
A	CMP															
B	SUBX															
C	OR															
D	XOR															
E	AND															
F	MOV															

Table A.2 Operation Code Map (2)

Instruction code:


1st byte		2nd byte	
AH	AL	BH	BL

BH AH AL	0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F
01	MOV				LDC/STC				SLEEP				Table A-2 (3)	Table A-2 (3)		Table A-2 (3)
0A	INC												ADD			
0B	ADDS					INC		INC		ADDS				INC		INC
0F	DAA												MOV			
10	SHLL				SHLL				SHAL			SHAL				
11	SHLR				SHLR				SHAR			SHAR				
12	ROTXL				ROTXL				ROTL			ROTL				
13	ROTXR				ROTXR				ROTR			ROTR				
17	NOT				NOT		EXTU	EXTU	NEG			NEG		EXTS		EXTS
1A	DEC												SUB			
1B	SUBS					DEC		DEC	SUB					DEC		DEC
1F	DAS												CMP			
58	BRA	BRN	BHI	BLS	BCC	BCS	BNE	BEQ	BVC	BVS	BPL	BMI	BGE	BLT	BGT	BLE
79	MOV	ADD	CMP	SUB	OR	XOR	AND									
7A	MOV	ADD	CMP	SUB	OR	XOR	AND									

Table A.2 Operation Code Map (3)

1st byte		2nd byte		3rd byte		4th byte	
AH	AL	BH	BL	CH	CL	DH	DL

Instruction code:



CL AH ALBH BLCH	0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F
01406																
01C05	MULXS		MULXS													
01D05		DIVXS		DIVXS												
01F06					OR	XOR	AND									
7C06*1				BTST												
7C07*1				BTST	BOR	BXOR	BAND	BIAND	BILD							
7D06*1	BSET	BNOT	BCLR					BST								
7D07*1	BSET	BNOT	BCLR													
7Eaa6*2				BTST												
7Eaa7*2				BTST	BOR	BXOR	BAND	BIAND	BILD							
7Faa6*2	BSET	BNOT	BCLR					BST								
7Faa7*2	BSET	BNOT	BCLR													

Notes: 1. r is the register designation field.
2. aa is the absolute address field.

A.3 Number of Execution States

The status of execution for each instruction of the H8/300H CPU and the method of calculating the number of states required for instruction execution are shown below. Table A.4 shows the number of cycles of each type occurring in each instruction, such as instruction fetch and data read/write. Table A.3 shows the number of states required for each cycle. The total number of states required for execution of an instruction can be calculated by the following expression:

$$\text{Execution states} = I \times S_I + J \times S_J + K \times S_K + L \times S_L + M \times S_M + N \times S_N$$

Examples: When instruction is fetched from on-chip ROM, and an on-chip RAM is accessed.

BSET #0, @FF00

From table A.4:

$$I = L = 2, \quad J = K = M = N = 0$$

From table A.3:

$$S_I = 2, \quad S_L = 2$$

$$\text{Number of states required for execution} = 2 \times 2 + 2 \times 2 = 8$$

When instruction is fetched from on-chip ROM, branch address is read from on-chip ROM, and on-chip RAM is used for stack area.

JSR @@ 30

From table A.4:

$$I = 2, \quad J = K = 1, \quad L = M = N = 0$$

From table A.3:

$$S_I = S_J = S_K = 2$$

$$\text{Number of states required for execution} = 2 \times 2 + 1 \times 2 + 1 \times 2 = 8$$

Table A.3 Number of Cycles in Each Instruction

Execution Status (Instruction Cycle)		Access Location	
		On-Chip Memory	On-Chip Peripheral Module
Instruction fetch	S_I	2	—
Branch address read	S_J		
Stack operation	S_K		
Byte data access	S_L		2 or 3*
Word data access	S_M		—
Internal operation	S_N		1

Note: * Depends on which on-chip peripheral module is accessed. See section 24.1, Register Addresses (Address Order).

Table A.4 Number of Cycles in Each Instruction

Instruction	Mnemonic	Instruction	Branch	Stack	Byte Data	Word Data	Internal
		Fetch	Addr. Read	Operation	Access	Access	Operation
		I	J	K	L	M	N
ADD	ADD.B #xx:8, Rd	1					
	ADD.B Rs, Rd	1					
	ADD.W #xx:16, Rd	2					
	ADD.W Rs, Rd	1					
	ADD.L #xx:32, ERd	3					
	ADD.L ERs, ERd	1					
ADDS	ADDS #1/2/4, ERd	1					
ADDX	ADDX #xx:8, Rd	1					
	ADDX Rs, Rd	1					
AND	AND.B #xx:8, Rd	1					
	AND.B Rs, Rd	1					
	AND.W #xx:16, Rd	2					
	AND.W Rs, Rd	1					
	AND.L #xx:32, ERd	3					
	AND.L ERs, ERd	2					
ANDC	ANDC #xx:8, CCR	1					
BAND	BAND #xx:3, Rd	1					
	BAND #xx:3, @ERd	2			1		
	BAND #xx:3, @aa:8	2			1		
Bcc	BRA d:8 (BT d:8)	2					
	BRN d:8 (BF d:8)	2					
	BHI d:8	2					
	BLS d:8	2					
	BCC d:8 (BHS d:8)	2					
	BCS d:8 (BLO d:8)	2					
	BNE d:8	2					
	BEQ d:8	2					
	BVC d:8	2					
	BVS d:8	2					
	BPL d:8	2					
	BMI d:8	2					
	BGE d:8	2					

Instruction	Mnemonic	Instruction	Branch	Stack	Byte Data	Word Data	Internal
		Fetch	Addr. Read	Operation	Access	Access	Operation
		I	J	K	L	M	N
Bcc	BLT d:8	2					
	BGT d:8	2					
	BLE d:8	2					
	BRA d:16(BT d:16)	2					2
	BRN d:16(BF d:16)	2					2
	BHI d:16	2					2
	BLS d:16	2					2
	BCC d:16(BHS d:16)	2					2
	BCS d:16(BLO d:16)	2					2
	BNE d:16	2					2
	BEQ d:16	2					2
	BVC d:16	2					2
	BVS d:16	2					2
	BPL d:16	2					2
	BMI d:16	2					2
	BGE d:16	2					2
	BLT d:16	2					2
	BGT d:16	2					2
	BLE d:16	2					2
BCLR	BCLR #xx:3, Rd	1					
	BCLR #xx:3, @ERd	2			2		
	BCLR #xx:3, @aa:8	2			2		
	BCLR Rn, Rd	1					
	BCLR Rn, @ERd	2			2		
	BCLR Rn, @aa:8	2			2		
BIAND	BIAND #xx:3, Rd	1					
	BIAND #xx:3, @ERd	2			1		
	BIAND #xx:3, @aa:8	2			1		
BILD	BILD #xx:3, Rd	1					
	BILD #xx:3, @ERd	2			1		
	BILD #xx:3, @aa:8	2			1		

Instruction	Mnemonic	Instruction	Branch	Stack	Byte Data	Word Data	Internal
		Fetch	Addr. Read	Operation	Access	Access	Operation
		I	J	K	L	M	N
BIOR	BIOR #xx:3, Rd	1					
	BIOR #xx:3, @ERd	2			1		
	BIOR #xx:3, @aa:8	2			1		
BIST	BIST #xx:3, Rd	1					
	BIST #xx:3, @ERd	2			2		
	BIST #xx:3, @aa:8	2			2		
BIXOR	BIXOR #xx:3, Rd	1					
	BIXOR #xx:3, @ERd	2			1		
	BIXOR #xx:3, @aa:8	2			1		
BLD	BLD #xx:3, Rd	1					
	BLD #xx:3, @ERd	2			1		
	BLD #xx:3, @aa:8	2			1		
BNOT	BNOT #xx:3, Rd	1					
	BNOT #xx:3, @ERd	2			2		
	BNOT #xx:3, @aa:8	2			2		
	BNOT Rn, Rd	1					
	BNOT Rn, @ERd	2			2		
	BNOT Rn, @aa:8	2			2		
BOR	BOR #xx:3, Rd	1					
	BOR #xx:3, @ERd	2			1		
	BOR #xx:3, @aa:8	2			1		
BSET	BSET #xx:3, Rd	1					
	BSET #xx:3, @ERd	2			2		
	BSET #xx:3, @aa:8	2			2		
	BSET Rn, Rd	1					
	BSET Rn, @ERd	2			2		
	BSET Rn, @aa:8	2			2		
BSR	BSR d:8	2		1			
	BSR d:16	2		1			2
BST	BST #xx:3, Rd	1					
	BST #xx:3, @ERd	2			2		
	BST #xx:3, @aa:8	2			2		

Instruction	Mnemonic	Instruction	Branch	Stack	Byte Data	Word Data	Internal
		Fetch	Addr. Read	Operation	Access	Access	Operation
		I	J	K	L	M	N
BTST	BTST #xx:3, Rd	1					
	BTST #xx:3, @ERd	2			1		
	BTST #xx:3, @aa:8	2			1		
	BTST Rn, Rd	1					
	BTST Rn, @ERd	2			1		
	BTST Rn, @aa:8	2			1		
BXOR	BXOR #xx:3, Rd	1					
	BXOR #xx:3, @ERd	2			1		
	BXOR #xx:3, @aa:8	2			1		
CMP	CMP.B #xx:8, Rd	1					
	CMP.B Rs, Rd	1					
	CMP.W #xx:16, Rd	2					
	CMP.W Rs, Rd	1					
	CMP.L #xx:32, ERd	3					
	CMP.L ERs, ERd	1					
DAA	DAA Rd	1					
DAS	DAS Rd	1					
DEC	DEC.B Rd	1					
	DEC.W #1/2, Rd	1					
	DEC.L #1/2, ERd	1					
DIVXS	DIVXS.B Rs, Rd	2					12
	DIVXS.W Rs, ERd	2					20
DIVXU	DIVXU.B Rs, Rd	1					12
	DIVXU.W Rs, ERd	1					20
EEPMOV	EEPMOV.B	2			$2n+2^{*1}$		
	EEPMOV.W	2			$2n+2^{*1}$		
EXTS	EXTS.W Rd	1					
	EXTS.L ERd	1					
EXTU	EXTU.W Rd	1					
	EXTU.L ERd	1					

Instruction	Mnemonic	Instruction	Branch	Stack	Byte Data	Word Data	Internal
		Fetch	Addr. Read	Operation	Access	Access	Operation
		I	J	K	L	M	N
INC	INC.B Rd	1					
	INC.W #1/2, Rd	1					
	INC.L #1/2, ERd	1					
JMP	JMP @ERn	2					
	JMP @aa:24	2					2
	JMP @ @aa:8	2	1				2
JSR	JSR @ERn	2		1			
	JSR @aa:24	2		1			2
	JSR @ @aa:8	2	1	1			
LDC	LDC #xx:8, CCR	1					
	LDC Rs, CCR	1					
	LDC@ERs, CCR	2				1	
	LDC@(d:16, ERs), CCR	3				1	
	LDC@(d:24,ERs), CCR	5				1	
	LDC@ERs+, CCR	2				1	2
	LDC@aa:16, CCR	3				1	
	LDC@aa:24, CCR	4				1	
MOV	MOV.B #xx:8, Rd	1					
	MOV.B Rs, Rd	1					
	MOV.B @ERs, Rd	1			1		
	MOV.B @(d:16, ERs), Rd	2			1		
	MOV.B @(d:24, ERs), Rd	4			1		
	MOV.B @ERs+, Rd	1			1		2
	MOV.B @aa:8, Rd	1			1		
	MOV.B @aa:16, Rd	2			1		
	MOV.B @aa:24, Rd	3			1		
	MOV.B Rs, @Erd	1			1		
	MOV.B Rs, @(d:16, ERd)	2			1		
	MOV.B Rs, @(d:24, ERd)	4			1		
	MOV.B Rs, @-ERd	1			1		2
	MOV.B Rs, @aa:8	1			1		

Instruction	Mnemonic	Instruction	Branch	Stack	Byte Data	Word Data	Internal
		Fetch	Addr. Read	Operation	Access	Access	Operation
		I	J	K	L	M	N
MOV	MOV.B Rs, @aa:16	2			1		
	MOV.B Rs, @aa:24	3			1		
	MOV.W #xx:16, Rd	2					
	MOV.W Rs, Rd	1					
	MOV.W @ERs, Rd	1				1	
	MOV.W @(d:16,ERs), Rd	2				1	
	MOV.W @(d:24,ERs), Rd	4				1	
	MOV.W @ERs+, Rd	1				1	2
	MOV.W @aa:16, Rd	2				1	
	MOV.W @aa:24, Rd	3				1	
	MOV.W Rs, @ERd	1				1	
	MOV.W Rs, @(d:16,ERd)	2				1	
	MOV.W Rs, @(d:24,ERd)	4				1	
MOV	MOV.W Rs, @-ERd	1				1	2
	MOV.W Rs, @aa:16	2				1	
	MOV.W Rs, @aa:24	3				1	
	MOV.L #xx:32, ERd	3					
	MOV.L ERs, ERd	1					
	MOV.L @ERs, ERd	2				2	
	MOV.L @(d:16,ERs), ERd	3				2	
	MOV.L @(d:24,ERs), ERd	5				2	
	MOV.L @ERs+, ERd	2				2	2
	MOV.L @aa:16, ERd	3				2	
	MOV.L @aa:24, ERd	4				2	
	MOV.L ERs, @ERd	2				2	
	MOV.L ERs, @(d:16,ERd)	3				2	
	MOV.L ERs, @(d:24,ERd)	5				2	
	MOV.L ERs, @-ERd	2				2	2
	MOV.L ERs, @aa:16	3				2	
	MOV.L ERs, @aa:24	4				2	
MOVFP	MOVFP @aa:16, Rd* ²	2			1		
MOVTPE	MOVTPE Rs, @aa:16* ²	2			1		

Instruction	Mnemonic	Instruction	Branch	Stack	Byte Data	Word Data	Internal
		Fetch	Addr. Read	Operation	Access	Access	Operation
		I	J	K	L	M	N
MULXS	MULXS.B Rs, Rd	2					12
	MULXS.W Rs, ERd	2					20
MULXU	MULXU.B Rs, Rd	1					12
	MULXU.W Rs, ERd	1					20
NEG	NEG.B Rd	1					
	NEG.W Rd	1					
	NEG.L ERd	1					
NOP	NOP	1					
NOT	NOT.B Rd	1					
	NOT.W Rd	1					
	NOT.L ERd	1					
OR	OR.B #xx:8, Rd	1					
	OR.B Rs, Rd	1					
	OR.W #xx:16, Rd	2					
	OR.W Rs, Rd	1					
	OR.L #xx:32, ERd	3					
	OR.L ERs, ERd	2					
ORC	ORC #xx:8, CCR	1					
POP	POP.W Rn	1				1	2
	POP.L ERn	2				2	2
PUSH	PUSH.W Rn	1				1	2
	PUSH.L ERn	2				2	2
ROTL	ROTL.B Rd	1					
	ROTL.W Rd	1					
	ROTL.L ERd	1					
ROTR	ROTR.B Rd	1					
	ROTR.W Rd	1					
	ROTR.L ERd	1					
ROTXL	ROTXL.B Rd	1					
	ROTXL.W Rd	1					
	ROTXL.L ERd	1					

Instruction	Mnemonic	Instruction	Branch	Stack	Byte Data	Word Data	Internal
		Fetch	Addr. Read	Operation	Access	Access	Operation
		I	J	K	L	M	N
ROTXR	ROTXR.B Rd	1					
	ROTXR.W Rd	1					
	ROTXR.L ERd	1					
RTE	RTE	2		2			2
RTS	RTS	2		1			2
SHAL	SHAL.B Rd	1					
	SHAL.W Rd	1					
	SHAL.L ERd	1					
SHAR	SHAR.B Rd	1					
	SHAR.W Rd	1					
	SHAR.L ERd	1					
SHLL	SHLL.B Rd	1					
	SHLL.W Rd	1					
	SHLL.L ERd	1					
SHLR	SHLR.B Rd	1					
	SHLR.W Rd	1					
	SHLR.L ERd	1					
SLEEP	SLEEP	1					
STC	STC CCR, Rd	1					
	STC CCR, @ERd	2				1	
	STC CCR, @(d:16,ERd)	3				1	
	STC CCR, @(d:24,ERd)	5				1	
	STC CCR, @-ERd	2				1	2
	STC CCR, @aa:16	3				1	
	STC CCR, @aa:24	4				1	
SUB	SUB.B Rs, Rd	1					
	SUB.W #xx:16, Rd	2					
	SUB.W Rs, Rd	1					
	SUB.L #xx:32, ERd	3					
	SUB.L ERs, ERd	1					
SUBS	SUBS #1/2/4, ERd	1					

Instruction	Mnemonic	Instruction	Branch	Stack	Byte Data	Word Data	Internal
		Fetch	Addr. Read	Operation	Access	Access	Operation
		I	J	K	L	M	N
SUBX	SUBX #xx:8, Rd	1					
	SUBX. Rs, Rd	1					
XOR	XOR.B #xx:8, Rd	1					
	XOR.B Rs, Rd	1					
	XOR.W #xx:16, Rd	2					
	XOR.W Rs, Rd	1					
	XOR.L #xx:32, ERd	3					
	XOR.L ERs, ERd	2					
XORC	XORC #xx:8, CCR	1					

Notes: 1. n: Specified value in R4L. The source and destination operands are accessed n+1 times respectively.
2. It can not be used in this LSI.

A.4 Combinations of Instructions and Addressing Modes

Table A.5 Combinations of Instructions and Addressing Modes

Functions	Instructions	Addressing Mode												
		#xx	Rn	@ERn	@(d:16.ERn)	@(d:24.ERn)	@ERn+/@ERn	@aa:8	@aa:16	@aa:24	@(d:8.PC)	@(d:16.PC)	@@aa:8	
Data transfer instructions	MOV	BWL	BWL	BWL	BWL	BWL	BWL	B	BWL	BWL	—	—	—	—
	POP, PUSH	—	—	—	—	—	—	—	—	—	—	—	—	WL
	MOVFP, MOVTPE	—	—	—	—	—	—	—	—	—	—	—	—	—
Arithmetic operations	ADD, CMP	BWL	BWL	—	—	—	—	—	—	—	—	—	—	—
	SUB	WL	BWL	—	—	—	—	—	—	—	—	—	—	—
	ADDX, SUBX	B	B	—	—	—	—	—	—	—	—	—	—	—
	ADDS, SUBS	—	L	—	—	—	—	—	—	—	—	—	—	—
	INC, DEC	—	BWL	—	—	—	—	—	—	—	—	—	—	—
	DAA, DAS	—	B	—	—	—	—	—	—	—	—	—	—	—
	MULXU, MULXS, DIVXU, DIVXS	—	BW	—	—	—	—	—	—	—	—	—	—	—
	NEG	—	BWL	—	—	—	—	—	—	—	—	—	—	—
EXTU, EXTS	—	WL	—	—	—	—	—	—	—	—	—	—	—	
Logical operations	AND, OR, XOR	—	BWL	—	—	—	—	—	—	—	—	—	—	—
	NOT	—	BWL	—	—	—	—	—	—	—	—	—	—	—
Shift operations		—	BWL	—	—	—	—	—	—	—	—	—	—	—
Bit manipulations		—	B	B	—	—	—	B	—	—	—	—	—	—
Branching instructions	BCC, BSR	—	—	—	—	—	—	—	—	—	—	—	—	—
	JMP, JSR	—	—	○	—	—	—	—	—	—	○	○	—	—
	RTS	—	—	—	—	—	—	—	—	○	—	—	○	—
System control instructions	RTE	—	—	—	—	—	—	—	—	—	—	—	—	○
	SLEEP	—	—	—	—	—	—	—	—	—	—	—	—	○
	LDC	B	B	W	W	W	W	—	W	W	—	—	—	○
	STC	—	B	W	W	W	W	—	W	W	—	—	—	—
	ANDC, ORC, XORC	B	—	—	—	—	—	—	—	—	—	—	—	—
	NOP	—	—	—	—	—	—	—	—	—	—	—	—	○
Block data transfer instructions		—	—	—	—	—	—	—	—	—	—	—	—	BW

B. I/O Ports

B.1 I/O Port Block Diagrams




Figure B.1 (a) Port 1 Block Diagram (P16) (F-ZTAT Version)




Figure B.1 (b) Port 1 Block Diagram (P16) (Masked ROM Version)




Figure B.1 (c) Port 1 Block Diagram (P15 to P12)




Figure B.1 (d) Port 1 Block Diagram (P11, P10)




Figure B.2 (a) Port 3 Block Diagram (P37) (F-ZTAT Version)




Figure B.2 (b) Port 3 Block Diagram (P37) (Masked ROM Version)




Figure B.2 (c) Port 3 Block Diagram (P36) (F-ZTAT Version)




Figure B.2 (d) Port 3 Block Diagram (P36) (Masked ROM Version)




Figure B.2 (e) Port 3 Block Diagram (P32)




Figure B.2 (f) Port 3 Block Diagram (P31)




Figure B.3 (a) Port 4 Block Diagram (P42)




Figure B.3 (b) Port 4 Block Diagram (P41)




Figure B.4 Port 5 Block Diagram




Figure B.5 Port 6 Block Diagram




Figure B.6 Port 7 Block Diagram




Figure B.7 Port 8 Block Diagram




Figure B.8 (a) Port 9 Block Diagram (P93)






Figure B.8 (b) Port 9 Block Diagram (P92)



PDR9: Port data register 9
 PCR9: Port control register 9
 PMR9: Port mode register 9
 n = 1, 0

Figure B.8 (c) Port 9 Block Diagram (P91, P90)



PDRA: Port data register A
 PCRA: Port control register A
 n = 3 to 0

Figure B.9 Port A Block Diagram




Figure B.10 (a) Port B Block Diagram (PB7, PB6)




Figure B.10 (b) Port B Block Diagram (PB5)




Figure B.10 (c) Port B Block Diagram (PB2 to PB0)

B.2 Port States in Each Operating State

Port	Reset	Sleep (High-Speed/ Medium-Speed)	Subsleep	Standby	Subactive	Active (High-Speed/ Medium-Speed)	Watch
P16 to P10	High impedance	Retained	Retained	High impedance*	Functioning	Functioning	Retained
P37, P36, P32 to P30	High impedance	Retained	Retained	High impedance*	Functioning	Functioning	Retained
P42 to P40	High impedance	Retained	Retained	High impedance*	Functioning	Functioning	Retained
P57 to P50	High impedance	Retained	Retained	High impedance*	Functioning	Functioning	Retained
P67 to P60	High impedance	Retained	Retained	High impedance*	Functioning	Functioning	Retained
P77 to P70	High impedance	Retained	Retained	High impedance*	Functioning	Functioning	Retained
P87 to P80	High impedance	Retained	Retained	High impedance*	Functioning	Functioning	Retained
P93 to P90	High impedance	Retained	Retained	High impedance*	Functioning	Functioning	Retained
PA3 to PA0	High impedance	Retained	Retained	High impedance*	Functioning	Functioning	Retained
PB7 to PB5, PB2 to PB0	High impedance	High impedance	High impedance	High impedance*	High impedance	High impedance	High impedance

Notes: * Registers are retained and output level is high impedance.

C. Product Code Lineup

Product Classification				Product Code	Model Marking	Package (Package Code)
H8/38086R Group	H8/38086R Flash memory version	Regular specifications		HD64F38086RH4	F38086RH4	80 pin QFP (FP-80A)
				HD64F38086RH10	F38086RH10	
				HD64F38086RW4	F38086RW4	80 pin TQFP (TFP-80C)
				HD64F38086RW10	F38086RW10	
				HD64F38086RLP4V	F38086RLP4V	80 pin P-TFLGA (TLP-85V)
				HD64F38086RLP10V	F38086RLP10V	
				HCD64F38086RC4	—	Chip
				HCD64F38086RC10	—	Chip
		Wide-range specifications		HD64F38086RH4W	F38086RH4	80 pin QFP (FP-80A)
				HD64F38086RH10W	F38086RH10	
				HD64F38086RW4W	F38086RW4	80 pin TQFP (TFP-80C)
				HD64F38086RW10W	F38086RW10	
				HD64F38086RLP4WV	F38086RLP4WV	80 pin P-TFLGA (TLP-85V)
				HD64F38086RLP10WV	F38086RLP10WV	
		Masked ROM version	Regular specifications	HD64338086RH	38086R(***)H	80 pin QFP (FP-80A)
				HD64338086RW	38086R(***)W	80 pin TQFP (TFP-80C)
				HD64338086RLPV	38086R(***)LPV	80 pin P-TFLGA (TLP-85V)
				HCD64338086R	—	Chip
			Wide-range specifications	HD64338086RHW	38086R(***)H	80 pin QFP (FP-80A)
				HD64338086RWW	38086R(***)W	80 pin TQFP (TFP-80C)
				HD64338086RLPWV	38086R(***)LPWV	80 pin P-TFLGA (TLP-85V)

Product Classification				Product Code	Model Marking	Package (Package Code)	
H8/38086R Group	H8/38085R	Masked ROM version	Regular specifications	HD64338085RH	38085R(***)H	80 pin QFP (FP-80A)	
				HD64338085RW	38085R(***)W	80 pin TQFP (TFP-80C)	
				HD64338085RLPV	38085R(***)LPV	80 pin P-TFLGA (TLP-85V)	
				HCD64338085R	—	Chip	
	Wide-range specifications		Wide-range specifications	HD64338085RHW	38085R(***)H	80 pin QFP (FP-80A)	
				HD64338085RWW	38085R(***)W	80 pin TQFP (TFP-80C)	
				HD64338085RLPWV	38085R(***)LPWV	80 pin P-TFLGA (TLP-85V)	
	H8/38084R	Masked ROM version	Regular specifications	Regular specifications	HD64338084RH	38084R(***)H	80 pin QFP (FP-80A)
					HD64338084RW	38084R(***)W	80 pin TQFP (TFP-80C)
					HD64338084RLPV	38084R(***)LPV	80 pin P-TFLGA (TLP-85V)
					HCD64338084R	—	Chip
Wide-range specifications		Wide-range specifications	HD64338084RHW	38084R(***)H	80 pin QFP (FP-80A)		
			HD64338084RWW	38084R(***)W	80 pin TQFP (TFP-80C)		
			HD64338084RLPWV	38084R(***)LPWV	80 pin P-TFLGA (TLP-85V)		
H8/38083R		Masked ROM version	Regular specifications	Regular specifications	HD64338083RH	38083R(***)H	80 pin QFP (FP-80A)
					HD64338083RW	38083R(***)W	80 pin TQFP (TFP-80C)
					HD64338083RLPV	38083R(***)LPV	80 pin P-TFLGA (TLP-85V)
					HCD64338083R	—	Chip
	Wide-range specifications		Wide-range specifications	HD64338083RHW	38083R(***)H	80 pin QFP (FP-80A)	
				HD64338083RWW	38083R(***)W	80 pin TQFP (TFP-80C)	
				HD64338083RLPWV	38083R(***)LPWV	80 pin P-TFLGA (TLP-85V)	

[Legend]

(***) : ROM code

D. Package Dimensions

The package dimensions that are shown in the Renesas Semiconductor Packages Data Book have priority.







Figure D.1 Package Dimensions (FP-80A)

Unit: mm



Package Code	TFP-80C
JEDEC	—
JEITA	Conforms
Mass (reference value)	0.4 g

Figure D.2 Package Dimensions (TFP-80C)





Figure D.3 Package Dimensions (TLP-85V)

E. Chip Form Specifications



**Figure E.1 Cross-Sectional View of Chip
(HCD64338086R, HCD64338085R, HCD64338084R, and HCD64338083R)**




Figure E.2 Cross-Sectional View of Chip (HCD64F38086R)

F. Bonding Pad Form




Figure F.1 Bonding Pad Form
(HCD64F38086R, HCD64338086R, HCD64338085R, HCD64338084R, and HCD64338083R)

G. Chip Tray Specifications






Figure G.1 Chip Tray Specifications
(HCD64338086R, HCD64338085R, HCD64338084R, and HCD64338083R)



Cross-sectional view: X to X'

Unit: mm

Figure G.2 Chip Tray Specifications (HCD64F38086R)

Index

$\Delta\Sigma$ A/D converter	371	Flash memory	123
14-bit PWM	353	Boot mode.....	130
16-bit timer pulse unit.....	209	Boot program	129
Counter operation	228	Erase/erase-verify	136
Free-running count operation.....	229	Erasing units	124
Input capture function.....	231	Error protection	138
Input capture signal timing	243	Hardware protection.....	138
Output compare output timing.....	243	Power-down states	139
Periodic count operation	229	Program/program-verify	133
Synchronous operation	233	Programmer mode.....	139
TCNT count timing.....	242	Programming units.....	124
Toggle output.....	230	Programming/erasing in user program	
Waveform output by compare match..	230	mode.....	132
		Software protection.....	138
A/D converter	359	General registers	22
Address break	439	I/O ports	143
Addressing modes.....	39	I ² C bus format	419
Absolute address.....	40	I ² C bus interface 2 (IIC2).....	405
Immediate	41	Acknowledge	419
Memory indirect	41	Bit synchronous circuit	435
Program-counter relative	41	Clocked synchronous serial format.....	427
Register direct.....	39	Noise canceler.....	429
Register indirect.....	39	Slave address.....	419
Register indirect with displacement.....	40	Start condition	419
Register indirect with post-increment...	40	Stop condition	419
Register indirect with pre-decrement....	40	Transfer rate	409
Asynchronous Event Counter (AEC).....	253	Instruction set.....	28
Clock pulse generators.....	87	Arithmetic operations instructions	30
Subclock generator	93	Bit manipulation instructions	33
System clock generator.....	90	Block data transfer instructions.....	37
Condition field.....	38	Branch instructions	35
Condition-code register (CCR).....	23	Data transfer instructions	29
CPU	19	Logic operations instructions	32
		Shift instructions	32
Effective address.....	42	System control instructions.....	36
Effective address extension	38	Interrupt mask bit (I).....	23
Exception handling.....	53	IrDA	322

Large current ports.....	2	CKSTPR1	107, 450, 456, 461
LCD controller/driver	385	CKSTPR2	107, 450, 456, 461
LCD display.....	395	EBR1.....	127, 446, 451, 457
LCD RAM.....	397	ECCR.....	258, 448, 453, 459
Memory map	20	ECCSR.....	259, 448, 453, 459
On-board programming modes.....	129	ECH	261, 448, 453, 459
Operation field.....	38	ECL.....	261, 448, 453, 459
Package.....	2	ECPWCR.....	255, 448, 453, 458
Pin assignment.....	4	ECPWDR.....	256, 448, 453, 458
Power-down modes	103	FENR	128, 446, 451, 457
Module standby function	119	FLMCR1	125, 446, 451, 457
Sleep mode	113	FLMCR2.....	126, 446, 451, 457
Standby mode	113	FLPWCR	128, 446, 451, 457
Subactive mode	115	ICCR1	408, 447, 452, 458
Subsleep mode.....	114	ICCR2	410, 447, 452, 458
Power-on reset		ICDRR	418, 447, 452, 458
Power-on reset circuit.....	438	ICDRS.....	418
Program counter (PC).....	23	ICDRT	418, 447, 452, 458
Realtime clock (RTC).....	183	ICIER.....	413, 447, 452, 458
Data reading procedure.....	193	ICMR	411, 447, 452, 458
Initial setting procedure	192	ICSR	415, 447, 452, 458
Register field	38	IEGR	67, 450, 455, 461
Registers		IENR1	69, 450, 455, 461
ABRKCR2.....	440, 447, 453, 458	INTM	76, 450, 455, 461
ABRKSR2	441, 447, 453, 458	IPR	75, 447, 452, 458
ADCR.....	375, 447, 452, 457	IrCR	299, 448, 453, 459
ADDR.....	373, 447, 452, 457	IRR.....	71, 450, 455, 461
ADRR.....	361, 449, 454, 460	IWPR	73, 450, 455, 461
ADSR	363, 449, 454, 460	LCR.....	390, 448, 453, 459
ADSSR	377, 447, 452, 457	LCR2.....	392, 448, 453, 459
AEGSR.....	257, 448, 453, 459	LPCR	388, 448, 453, 459
AMR.....	362, 449, 454, 460	LTRMR.....	393, 448, 453, 459
BAR2H.....	442, 447, 453, 458	OCR	198, 449, 454, 459
BAR2L	442, 447, 453, 458	OSCCR	89, 449, 454, 460
BDR2H.....	442, 448, 453, 458	PCR1	144, 450, 455, 460
BDR2L	442, 448, 453, 458	PCR3.....	152, 450, 455, 460
BGRMR.....	394, 448, 453, 459	PCR4.....	156, 450, 455, 460
BRR	291, 448, 454, 459	PCR5.....	160, 450, 455, 460
		PCR6.....	164, 450, 455, 461
		PCR7.....	167, 450, 455, 461
		PCR8.....	169, 450, 455, 461
		PCR9.....	171, 450, 455, 461
		PCRA.....	174, 450, 455, 461

PDR1	144, 449, 455, 460	TCF	197, 449, 454, 459
PDR3	151, 449, 455, 460	TCNT	223, 446, 451, 457
PDR4	156, 449, 455, 460	TCR	213, 446, 451, 457
PDR5	159, 449, 455, 460	TCRF	199, 449, 454, 459
PDR6	163, 449, 455, 460	TCSR	200, 449, 454, 459
PDR7	166, 449, 455, 460	TCSRWD	270, 448, 454, 459
PDR8	168, 449, 455, 460	TCWD	273, 449, 454, 459
PDR9	170, 449, 455, 460	TDR	282, 448, 454, 459
PDRA	173, 449, 455, 460	TGR	223, 446, 451, 457
PDRB	176, 449, 455, 460	TIER	221, 446, 451, 457
PMR1	145, 449, 454, 460	TIOR	216, 446, 451, 457
PMR3	153, 449, 454, 460	TMDR	215, 446, 451, 457
PMR4	157, 449, 454, 460	TMWD	273, 448, 454, 459
PMR5	161, 449, 454, 460	TSR	222, 446, 451, 457
PMR9	171, 449, 454, 460	TSTR	224, 446, 451, 457
PMRB	177, 449, 454, 460	TSYR	225, 446, 451, 457
PUCR1	145, 449, 455, 460	WEGR	68, 448, 453, 458
PUCR3	152, 450, 455, 460		
PUCR5	160, 450, 455, 460	Serial communication interface 3 (SCI3)	
PUCR6	164, 450, 455, 460	Asynchronous mode	300
PWCR	355, 449, 454, 460	Bit rate	291
PWDR	355, 449, 454, 460	Break	328
RDR	282, 448, 454, 459	Clocked synchronous mode	311
RHRDR	186, 447, 452, 458	Framing error	307
RMINDR	185, 447, 452, 458	Mark state	328
RSECDR	185, 447, 452, 458	Multiprocessor communication function	
RSR	282		317
RTCCR1	188, 447, 452, 458	Overrun error	307
RTCCR2	189, 447, 452, 458	Parity error	307
RTCCSR	190, 447, 452, 458	Serial Communication Interface 3 (SCI3,	
RTCFLG	191, 447, 452, 458	IrDA)	277
RWKDR	187, 447, 452, 458	Serial Communication Interface 4 (SCI4)	
SAR	417, 447, 452, 458		333
SCR	448	Stack pointer (SP)	22
SCR3	285, 448, 454, 459		
SCR4	335, 446, 451, 457	Timer F	195
SCSR4	338, 446, 451, 457	16-bit timer mode	202
SMR	283, 448, 454, 459	8-bit timer mode	202
SPCR	297, 448, 453, 458		
SSR	288, 448, 454, 459	Vector address	54
SUB32CR	88, 447, 452, 458		
SYSCR1	104, 450, 455, 461	Watchdog timer	269
SYSCR2	106, 450, 455, 461		

Renesas 16-Bit Single-Chip Microcomputer
Hardware Manual
H8/38086R Group

Publication Date: Rev.1.00, Jul 09, 2004

Published by: Sales Strategic Planning Div.
Renesas Technology Corp.

Edited by: Technical Documentation & Information Department
Renesas Kodaira Semiconductor Co., Ltd.

Renesas Technology Corp. Sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan



RENESAS SALES OFFICES

<http://www.renesas.com>

Renesas Technology America, Inc.

450 Holger Way, San Jose, CA 95134-1368, U.S.A
Tel: <1> (408) 382-7500 Fax: <1> (408) 382-7501

Renesas Technology Europe Limited.

Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, United Kingdom
Tel: <44> (1628) 585 100, Fax: <44> (1628) 585 900

Renesas Technology Europe GmbH

Dornacher Str. 3, D-85622 Feldkirchen, Germany
Tel: <49> (89) 380 70 0, Fax: <49> (89) 929 30 11

Renesas Technology Hong Kong Ltd.

7/F., North Tower, World Finance Centre, Harbour City, Canton Road, Hong Kong
Tel: <852> 2265-6688, Fax: <852> 2375-6836

Renesas Technology Taiwan Co., Ltd.

FL 10, #99, Fu-Hsing N. Rd., Taipei, Taiwan
Tel: <886> (2) 2715-2888, Fax: <886> (2) 2713-2999

Renesas Technology (Shanghai) Co., Ltd.

26/F., Ruijin Building, No.205 Maoming Road (S), Shanghai 200020, China
Tel: <86> (21) 6472-1001, Fax: <86> (21) 6415-2952

Renesas Technology Singapore Pte. Ltd.

1, Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632
Tel: <65> 6213-0200, Fax: <65> 6278-8001

H8/38086R Group Hardware Manual



Renesas Technology Corp.

2-6-2, Ote-machi, Chiyoda-ku, Tokyo, 100-0004, Japan