

119-Pin BGA
Commercial Temp
Industrial Temp

8M x 18, 4M x 36,
144Mb S/DCD Sync Burst SRAMs

200 MHz–167 MHz
1.8 V or 2.5 V V_{DD}
1.8 V or 2.5 V I/O

Features

- $\overline{FT}$ pin for user-configurable flow through or pipeline operation
- Single/Dual Cycle Deselect selectable
- IEEE 1149.1 JTAG-compatible Boundary Scan
- ZQ mode pin for user-selectable high/low output drive
- 1.8 V or 2.5 V core power supply
- 1.8 V or 2.5 V I/O supply
- $\overline{LBO}$ pin for Linear or Interleaved Burst mode
- Internal input resistors on mode pins allow floating mode pins
- Default to SCD x18/x36 Interleaved Pipeline mode
- Byte Write ($\overline{BW}$) and/or Global Write ($\overline{GW}$) operation
- Internal self-timed write cycle
- Automatic power-down for portable applications
- JEDEC-standard 119-BGA package
- RoHS-compliant 119-BGA packages available

Functional Description

Applications

The GS8128418/36B-xxxV is a 150,994,944-bit high performance synchronous SRAM with a 2-bit burst address counter. Although of a type originally developed for Level 2 Cache applications supporting high performance CPUs, the device now finds application in synchronous SRAM applications, ranging from DSP main store to networking chip set support.

Controls

Addresses, data I/Os, chip enable ($\overline{E1}$), address burst control inputs ($\overline{ADSP}$, $\overline{ADSC}$, $\overline{ADV}$), and write control inputs ($\overline{Bx}$, $\overline{BW}$, $\overline{GW}$) are synchronous and are controlled by a positive-edge-triggered clock input (CK). Output enable ($\overline{G}$) and power down control (ZZ) are asynchronous inputs. Burst cycles can be initiated with either $\overline{ADSP}$ or $\overline{ADSC}$ inputs. In Burst mode, subsequent burst addresses are generated internally and are controlled by $\overline{ADV}$. The burst address counter may be configured to count in either linear or interleave order with the Linear Burst Order ($\overline{LBO}$) input. The Burst function need not be used. New addresses can be loaded on every cycle with no degradation of chip performance.

Flow Through/Pipeline Reads

The function of the Data Output register can be controlled by the user via the $\overline{FT}$ mode. Holding the $\overline{FT}$ mode pin low places the RAM in Flow Through mode, causing output data to bypass the Data Output Register. Holding $\overline{FT}$ high places the RAM in Pipeline mode, activating the rising-edge-triggered Data Output Register.

SCD and DCD Pipelined Reads

The GS8128418/36B-xxxV is a SCD (Single Cycle Deselect) and DCD (Dual Cycle Deselect) pipelined synchronous SRAM. DCD SRAMs pipeline disable commands to the same degree as read commands. SCD SRAMs pipeline deselect commands one stage less than read commands. SCD RAMs begin turning off their outputs immediately after the deselect command has been captured in the input registers. DCD RAMs hold the deselect command for one full cycle and then begin turning off their outputs just after the second rising edge of clock. The user may configure this SRAM for either mode of operation using the SCD mode input.

Byte Write and Global Write

Byte write operation is performed by using Byte Write enable ($\overline{BW}$) input combined with one or more individual byte write signals ($\overline{Bx}$). In addition, Global Write ($\overline{GW}$) is available for writing all bytes at one time, regardless of the Byte Write control inputs.

FLXDrive™

The ZQ pin allows selection between high drive strength (ZQ low) for multi-drop bus applications and normal drive strength (ZQ floating or high) point-to-point applications. See the Output Driver Characteristics chart for details.

Core and Interface Voltages

The GS8128418/36B-xxxV operates on a 1.8 V or 2.5 V power supply. All inputs are 1.8 V or 2.5 V compatible. Separate output power (V_{DDQ}) pins are used to decouple output noise from the internal circuits and are 1.8 V or 2.5 V compatible.

Parameter Synopsis

		-200	-167	Unit
Pipeline 3-1-1-1	t _{KQ}	3.0	3.4	ns
	t _{Cycle}	5.0	6.0	ns
	Curr (x18)	420	385	mA
	Curr (x36)	480	430	mA
Flow Through 2-1-1-1	t _{KQ}	7.5	8.0	ns
	t _{Cycle}	7.5	8.0	ns
	Curr (x18)	340	330	mA
	Curr (x36)	370	360	mA

119-Bump BGA—x36 Common I/O—Top View (Package B)

	1	2	3	4	5	6	7	
A	V _{DDQ}	A	A	$\overline{\text{ADSP}}$	A	A	V _{DDQ}	A
B	NC	A	A	$\overline{\text{ADSC}}$	A	A	NC	B
C	A	A	A	V _{DD}	A	A	NC	C
D	DQc	DQPc	V _{SS}	ZQ	V _{SS}	DQPb	DQb	D
E	DQc	DQc	V _{SS}	$\overline{\text{E1}}$	V _{SS}	DQb	DQb	E
F	V _{DDQ}	DQc	V _{SS}	$\overline{\text{G}}$	V _{SS}	DQb	V _{DDQ}	F
G	DQc2	DQc	$\overline{\text{BC}}$	$\overline{\text{ADV}}$	$\overline{\text{BB}}$	DQb	DQb	G
H	DQc	DQc	V _{SS}	$\overline{\text{GW}}$	V _{SS}	DQb	DQb	H
J	V _{DDQ}	V _{DD}	NC	V _{DD}	NC	V _{DD}	V _{DDQ}	J
K	DQd	DQd	V _{SS}	CK	V _{SS}	DQA	DQA	K
L	DQd	DQd	$\overline{\text{BD}}$	SCD	$\overline{\text{BA}}$	DQA	DQA	L
M	V _{DDQ}	DQd	V _{SS}	$\overline{\text{BW}}$	V _{SS}	DQA	V _{DDQ}	M
N	DQd	DQd	V _{SS}	A1	V _{SS}	DQA	DQA	N
P	DQd	DQPd	V _{SS}	A0	V _{SS}	DQPa	DQA	P
R	NC	A	$\overline{\text{LBO}}$	V _{DD}	$\overline{\text{FT}}$	A	NC	R
T	NC	A	A	A	A	A	ZZ	T
U	V _{DDQ}	TMS	TDI	TCK	TDO	NC	V _{DDQ}	U

7 x 17 Bump BGA—14 x 22 mm² Body—1.27 mm Bump Pitch

119-Bump BGA—x18 Common I/O—Top View (Package B)


	1	2	3	4	5	6	7	
A	V _{DDQ}	A	A	$\overline{\text{ADSP}}$	A	A	V _{DDQ}	A
B	NC	A	A	$\overline{\text{ADSC}}$	A	A	NC	B
C	A	A	A	V _{DD}	A	A	NC	C
D	DQB	NC	V _{SS}	ZQ	V _{SS}	DQPA	NC	D
E	NC	DQB	V _{SS}	$\overline{\text{E1}}$	V _{SS}	NC	DQA	E
F	V _{DDQ}	NC	V _{SS}	$\overline{\text{G}}$	V _{SS}	DQA	V _{DDQ}	F
G	NC	DQB	$\overline{\text{BB}}$	$\overline{\text{ADV}}$	NC	NC	DQA	G
H	DQB	NC	V _{SS}	$\overline{\text{GW}}$	V _{SS}	DQA	NC	H
J	V _{DDQ}	V _{DD}	NC	V _{DD}	NC	V _{DD}	V _{DDQ}	J
K	NC	DQB	V _{SS}	CK	V _{SS}	NC	DQA	K
L	DQB	NC	NC	SCD	$\overline{\text{BA}}$	DQA	NC	L
M	V _{DDQ}	DQB	V _{SS}	$\overline{\text{BW}}$	V _{SS}	NC	V _{DDQ}	M
N	DQB	NC	V _{SS}	A1	V _{SS}	DQA	NC	N
P	NC	DQPB	V _{SS}	A0	V _{SS}	NC	DQA	P
R	NC	A	$\overline{\text{LBO}}$	V _{DD}	$\overline{\text{FT}}$	A	NC	R
T	A	A	A	A	A	A	ZZ	T
U	V _{DDQ}	TMS	TDI	TCK	TDO	NC	V _{DDQ}	U

7 x 17 Bump BGA—14 x 22 mm² Body—1.27 mm Bump Pitch

GS8128418/36B-xxxV 119-Bump BGA Pin Description

Symbol	Type	Description
A ₀ , A ₁	I	Address field LSBs and Address Counter Preset Inputs
A _n	I	Address Inputs
DQ _A DQ _B DQ _C DQ _D	I/O	Data Input and Output pins
$\overline{B_A}$, $\overline{B_B}$, $\overline{B_C}$, $\overline{B_D}$	I	Byte Write Enable for DQ _A , DQ _B , DQ _C , DQ _D I/Os; active low
NC	—	No Connect
CK	I	Clock Input Signal; active high
$\overline{B_W}$	I	Byte Write—Writes all enabled bytes; active low
$\overline{G_W}$	I	Global Write Enable—Writes all bytes; active low
$\overline{E_1}$	I	Chip Enable; active low
$\overline{G}$	I	Output Enable; active low
$\overline{ADV}$	I	Burst address counter advance enable; active low
ADSP, ADSC	I	Address Strobe (Processor, Cache Controller); active low
ZZ	I	Sleep mode control; active high
$\overline{F_T}$	I	Flow Through or Pipeline mode; active low
$\overline{LBO}$	I	Linear Burst Order mode; active low
ZQ	I	FLXDrive Output Impedance Control (Low = Low Impedance [High Drive], High = High Impedance [Low Drive])
SCD	I	Single Cycle Deselect/Dual Cycle Deselect Mode Control
TMS	I	Scan Test Mode Select
TDI	I	Scan Test Data In
TDO	O	Scan Test Data Out
TCK	I	Scan Test Clock
V _{DD}	I	Core power supply
V _{SS}	I	I/O and Core Ground
V _{SS}	I	I/O and Core Ground
V _{DDQ}	I	Output driver power supply

GS8128418/36B-xxxV Block Diagram



Note: Only x36 version shown for simplicity.

Mode Pin Functions

Mode Name	Pin Name	State	Function
Burst Order Control	$\overline{\text{LBO}}$	L	Linear Burst
		H	Interleaved Burst
Output Register Control	$\overline{\text{FT}}$	L	Flow Through
		H or NC	Pipeline
Power Down Control	ZZ	L or NC	Active
		H	Standby, $I_{DD} = I_{SB}$
Single/Dual Cycle Deselect Control	SCD	L	Dual Cycle Deselect
		H or NC	Single Cycle Deselect
FLXDrive Output Impedance Control	ZQ	L	High Drive (Low Impedance)
		H or NC	Low Drive (High Impedance)

Note:

There are pull-up devices on the ZQ, SCD, and $\overline{\text{FT}}$ pins and a pull-down device on the ZZ pin, so those input pins can be unconnected and the chip will operate in the default states as specified in the above tables.

Burst Counter Sequences

Linear Burst Sequence

	A[1:0]	A[1:0]	A[1:0]	A[1:0]
1st address	00	01	10	11
2nd address	01	10	11	00
3rd address	10	11	00	01
4th address	11	00	01	10

Note:

The burst counter wraps to initial state on the 5th clock.

Interleaved Burst Sequence

	A[1:0]	A[1:0]	A[1:0]	A[1:0]
1st address	00	01	10	11
2nd address	01	00	11	10
3rd address	10	11	00	01
4th address	11	10	01	00

Note:

The burst counter wraps to initial state on the 5th clock.

BPR 1999.05.18

Byte Write Truth Table

Function	$\overline{GW}$	$\overline{BW}$	$\overline{BA}$	$\overline{BB}$	$\overline{BC}$	$\overline{BD}$	Notes
Read	H	H	X	X	X	X	1
Write No Bytes	H	L	H	H	H	H	1
Write byte a	H	L	L	H	H	H	2, 3
Write byte b	H	L	H	L	H	H	2, 3
Write byte c	H	L	H	H	L	H	2, 3, 4
Write byte d	H	L	H	H	H	L	2, 3, 4
Write all bytes	H	L	L	L	L	L	2, 3, 4
Write all bytes	L	X	X	X	X	X	

Notes:

1. All byte outputs are active in read cycles regardless of the state of Byte Write Enable inputs, $\overline{BA}$, $\overline{BB}$, $\overline{BC}$ and/or $\overline{BD}$.
2. Byte Write Enable inputs $\overline{BA}$, $\overline{BB}$, $\overline{BC}$ and/or $\overline{BD}$ may be used in any combination with $\overline{BW}$ to write single or multiple bytes.
3. All byte I/Os remain High-Z during all write operations regardless of the state of Byte Write Enable inputs.
4. Bytes "c" and "d" are only available on the x32 and x36 versions.


Synchronous Truth Table

Operation	Address Used	State Diagram Key	$\bar{E}_1$	E_2	$\bar{E}_3$	$\overline{ADSP}$	$\overline{ADSC}$	$\overline{ADV}$	$\bar{W}$	DQ ³
Deselect Cycle, Power Down	None	X	L	X	H	X	L	X	X	High-Z
Deselect Cycle, Power Down	None	X	L	L	X	X	L	X	X	High-Z
Deselect Cycle, Power Down	None	X	L	X	H	L	X	X	X	High-Z
Deselect Cycle, Power Down	None	X	L	L	X	L	X	X	X	High-Z
Deselect Cycle, Power Down	None	X	H	X	X	X	L	X	X	High-Z
Read Cycle, Begin Burst	External	R	L	H	L	L	X	X	X	Q
Read Cycle, Begin Burst	External	R	L	H	L	H	L	X	F	Q
Write Cycle, Begin Burst	External	W	L	H	L	H	L	X	T	D
Read Cycle, Continue Burst	Next	CR	X	X	X	H	H	L	F	Q
Read Cycle, Continue Burst	Next	CR	H	X	X	X	H	L	F	Q
Write Cycle, Continue Burst	Next	CW	X	X	X	H	H	L	T	D
Write Cycle, Continue Burst	Next	CW	H	X	X	X	H	L	T	D
Read Cycle, Suspend Burst	Current		X	X	X	H	H	H	F	Q
Read Cycle, Suspend Burst	Current		H	X	X	X	H	H	F	Q
Write Cycle, Suspend Burst	Current		X	X	X	H	H	H	T	D
Write Cycle, Suspend Burst	Current		H	X	X	X	H	H	T	D

Notes:

1. X = Don't Care, H = High, L = Low
2. E = T (True) if $E_2 = 1$ and $\bar{E}_1 = \bar{E}_3 = 0$; E = F (False) if $E_2 = 0$ or $\bar{E}_1 = 1$ or $\bar{E}_3 = 1$
3. $\bar{W} = T$ (True) and F (False) is defined in the Byte Write Truth Table preceding.
4. $\bar{G}$ is an asynchronous input. $\bar{G}$ can be driven high at any time to disable active output drivers. $\bar{G}$ low can only enable active drivers (shown as "Q" in the Truth Table above).
5. All input combinations shown above are tested and supported. Input combinations shown in gray boxes need not be used to accomplish basic synchronous or synchronous burst operations and may be avoided for simplicity.
6. Tying ADSP high and ADSC low allows simple non-burst synchronous operations. See **BOLD** items above.
7. Tying ADSP high and ADV low while using ADSC to load new addresses allows simple burst operations. See *ITALIC* items above.


Simplified State Diagram



Notes:

1. The diagram shows only supported (tested) synchronous state transitions. The diagram presumes $\overline{G}$ is tied low.
2. The upper portion of the diagram assumes active use of only the Enable ($\overline{E1}$) and Write ($\overline{BA}$, $\overline{BB}$, $\overline{BC}$, $\overline{BD}$, $\overline{BW}$, and $\overline{GW}$) control inputs, and that ADSP is tied high and ADSC is tied low.
3. The upper and lower portions of the diagram together assume active use of only the Enable, Write, and $\overline{ADSC}$ control inputs and assumes ADSP is tied high and ADV is tied low.

Simplified State Diagram with $\overline{G}$



Notes:

1. The diagram shows supported (tested) synchronous state transitions plus supported transitions that depend upon the use of $\overline{G}$.
2. Use of "Dummy Reads" (Read Cycles with $\overline{G}$ High) may be used to make the transition from read cycles to write cycles without passing through a Deselect cycle. Dummy Read cycles increment the address counter just like normal read cycles.
3. Transitions shown in grey tone assume $\overline{G}$ has been pulsed high long enough to turn the RAM's drivers off and for incoming data to meet Data Input Set Up Time.

Absolute Maximum Ratings

(All voltages reference to V_{SS})

Symbol	Description	Value	Unit
V_{DD}	Voltage on V_{DD} Pins	−0.5 to 4.6	V
V_{DDQ}	Voltage on V_{DDQ} Pins	−0.5 to V_{DD}	V
$V_{I/O}$	Voltage on I/O Pins	−0.5 to $V_{DDQ} + 0.5$ (≤ 4.6 V max.)	V
V_{IN}	Voltage on Other Input Pins	−0.5 to $V_{DD} + 0.5$ (≤ 4.6 V max.)	V
I_{IN}	Input Current on Any Pin	+/−20	mA
I_{OUT}	Output Current on Any I/O Pin	+/−20	mA
P_D	Package Power Dissipation	1.5	W
T_{STG}	Storage Temperature	−55 to 125	°C
T_{BIAS}	Temperature Under Bias	−55 to 125	°C

Note:

Permanent damage to the device may occur if the Absolute Maximum Ratings are exceeded. Operation should be restricted to Recommended Operating Conditions. Exposure to conditions exceeding the Absolute Maximum Ratings, for an extended period of time, may affect reliability of this component.

Power Supply Voltage Ranges (1.8 V/2.5 V Version)

Parameter	Symbol	Min.	Typ.	Max.	Unit	Notes
1.8 V Supply Voltage	V_{DD1}	1.7	1.8	2.0	V	
2.5 V Supply Voltage	V_{DD2}	2.3	2.5	2.7	V	
1.8 V V_{DDQ} I/O Supply Voltage	V_{DDQ1}	1.7	1.8	V_{DD}	V	
2.5 V V_{DDQ} I/O Supply Voltage	V_{DDQ2}	2.3	2.5	V_{DD}	V	

Notes:

- The part numbers of Industrial Temperature Range versions end the character "I". Unless otherwise noted, all performance specifications quoted are evaluated for worst case in the temperature range marked on the device.
- Input Under/overshoot voltage must be $-2\text{ V} > V_i < V_{DDn} + 2\text{ V}$ not to exceed 4.6 V maximum, with a pulse width not to exceed 20% tKC.

V_{DDQ2} & V_{DDQ1} Range Logic Levels

Parameter	Symbol	Min.	Typ.	Max.	Unit	Notes
V _{DD} Input High Voltage	V _{IH}	0.6*V _{DD}	—	V _{DD} + 0.3	V	1
V _{DD} Input Low Voltage	V _{IL}	−0.3	—	0.3*V _{DD}	V	1

Notes:

- The part numbers of Industrial Temperature Range versions end the character “I”. Unless otherwise noted, all performance specifications quoted are evaluated for worst case in the temperature range marked on the device.
- Input Under/overshoot voltage must be $-2\text{ V} > V_i < V_{DDn} + 2\text{ V}$ not to exceed 4.6 V maximum, with a pulse width not to exceed 20% t_{KC}.


Recommended Operating Temperatures

Parameter	Symbol	Min.	Typ.	Max.	Unit	Notes
Ambient Temperature (Commercial Range Versions)	T _A	0	25	70	°C	2
Ambient Temperature (Industrial Range Versions)	T _A	−40	25	85	°C	2


Notes:

- The part numbers of Industrial Temperature Range versions end the character “I”. Unless otherwise noted, all performance specifications quoted are evaluated for worst case in the temperature range marked on the device.
- Input Under/overshoot voltage must be $-2\text{ V} > V_i < V_{DDn} + 2\text{ V}$ not to exceed 4.6 V maximum, with a pulse width not to exceed 20% t_{KC}.

Undershoot Measurement and Timing



Overshoot Measurement and Timing



Capacitance

(T_A = 25°C, f = 1 MHz, V_{DD} = 2.5 V)

Parameter	Symbol	Test conditions	Typ.	Max.	Unit
Input Capacitance	C _{IN}	V _{IN} = 0 V	8	10	pF
Input/Output Capacitance	C _{I/O}	V _{OUT} = 0 V	12	14	pF

Note:


These parameters are sample tested.

AC Test Conditions

Parameter	Conditions
Input high level	$V_{DD} - 0.2 \text{ V}$
Input low level	0.2 V
Input slew rate	1 V/ns
Input reference level	$V_{DD}/2$
Output reference level	$V_{DDQ}/2$
Output load	Fig. 1

Notes:

1. Include scope and jig capacitance.
2. Test conditions as specified with output loading as shown in **Fig. 1** unless otherwise noted.
3. Device is deselected as defined by the Truth Table.



DC Electrical Characteristics

Parameter	Symbol	Test Conditions	Min	Max
Input Leakage Current (except mode pins)	I_{IL}	$V_{IN} = 0 \text{ to } V_{DD}$	$-1 \text{ }\mu\text{A}$	$1 \text{ }\mu\text{A}$
$\overline{FT}$, SCD, ZQ, ZZ Input Current	I_{IN}	$V_{DD} \geq V_{IN} \geq 0 \text{ V}$	$-100 \text{ }\mu\text{A}$	$100 \text{ }\mu\text{A}$
Output Leakage Current	I_{OL}	Output Disable, $V_{OUT} = 0 \text{ to } V_{DD}$	$-1 \text{ }\mu\text{A}$	$1 \text{ }\mu\text{A}$

DC Output Characteristics (1.8 V/2.5 V Version)

Parameter	Symbol	Test Conditions	Min	Max
1.8 V Output High Voltage	V_{OH1}	$I_{OH} = -4 \text{ mA}$, $V_{DDQ} = 1.7 \text{ V}$	$V_{DDQ} - 0.4 \text{ V}$	—
2.5 V Output High Voltage	V_{OH2}	$I_{OH} = -8 \text{ mA}$, $V_{DDQ} = 2.375 \text{ V}$	1.7 V	—
1.8 V Output Low Voltage	V_{OL1}	$I_{OL} = 4 \text{ mA}$	—	0.4 V
2.5 V Output Low Voltage	V_{OL2}	$I_{OL} = 8 \text{ mA}$	—	0.4 V

Operating Currents

Parameter	Test Conditions	Mode		Symbol	-200		-167		Unit
					0 to 70°C	−40 to 85°C	0 to 70°C	−40 to 85°C	
Operating Current	Device Selected; All other inputs ≥V _{IH} or ≤ V _{IL}	(x36)	Pipeline	IDD IDDQ	440 40	475 40	395 35	430 35	mA
			Flow Through	IDD IDDQ	350 20	385 20	340 20	375 20	mA
		(x18)	Pipeline	IDD IDDQ	400 20	435 20	365 20	400 20	mA
			Flow Through	IDD IDDQ	325 15	360 15	315 15	350 15	mA
Standby Current	ZZ ≥ V _{DD} − 0.2 V	—	Pipeline	ISB	200	240	200	240	mA
			Flow Through	ISB	200	240	200	240	mA
Deselect Current	Device Deselected; All other inputs ≥ V _{IH} or ≤ V _{IL}	—	Pipeline	IDD	260	300	250	280	mA
			Flow Through	IDD	240	270	240	270	mA

Notes:

1. I_{DD} and I_{DDQ} apply to any combination of V_{DD} and V_{DDQ} operation.
2. All parameters listed are worst case scenario.


AC Electrical Characteristics

	Parameter	Symbol	-200		-167		Unit
			Min	Max	Min	Max	
Pipeline	Clock Cycle Time	t _{KC}	5.0	—	6.0	—	ns
	Clock to Output Valid	t _{KQ}	—	3.0	—	3.4	ns
	Clock to Output Invalid	t _{KQX}	1.5	—	1.5	—	ns
	Clock to Output in Low-Z	t _{LZ} ¹	1.5	—	1.5	—	ns
	Setup time	t _S	1.5	—	1.5	—	ns
	Hold time	t _H	0.4	—	0.5	—	ns
Flow Through	Clock Cycle Time	t _{KC}	7.5	—	8.0	—	ns
	Clock to Output Valid	t _{KQ}	—	7.5	—	8.0	ns
	Clock to Output Invalid	t _{KQX}	3.0	—	3.0	—	ns
	Clock to Output in Low-Z	t _{LZ} ¹	3.0	—	3.0	—	ns
	Setup time	t _S	1.5	—	1.5	—	ns
	Hold time	t _H	0.5	—	0.5	—	ns
	Clock HIGH Time	t _{KH}	1.3	—	1.3	—	ns
	Clock LOW Time	t _{KL}	1.7	—	1.7	—	ns
	Clock to Output in High-Z (x18/x36)	t _{HZ} ¹	1.5	3.0	1.5	3.0	ns
	$\bar{G}$ to Output Valid (x18/x36)	t _{OE}	—	3.0	—	3.5	ns
	$\bar{G}$ to output in Low-Z	t _{OLZ} ¹	0	—	0	—	ns
	$\bar{G}$ to output in High-Z (x18/36)	t _{OHZ} ¹	—	3.0	—	3.0	ns
	ZZ setup time	t _{ZZS} ²	5	—	5	—	ns
	ZZ hold time	t _{ZZH} ²	1	—	1	—	ns
	ZZ recovery	t _{ZZR}	20	—	20	—	ns


Notes:

- These parameters are sampled and are not 100% tested.
- ZZ is an asynchronous signal. However, in order to be recognized on any given clock cycle, ZZ must meet the specified setup and hold times as specified above.


Pipeline Mode Timing (SCD)




Flow Through Mode Timing (SCD)



Pipeline Mode Timing (DCD)



FlowThrough Mode Timing (DCD)




Sleep Mode

During normal operation, ZZ must be pulled low, either by the user or by its internal pull down resistor. When ZZ is pulled high, the SRAM will enter a Power Sleep mode after 2 cycles. At this time, internal state of the SRAM is preserved. When ZZ returns to low, the SRAM operates normally after ZZ recovery time.

Sleep mode is a low current, power-down mode in which the device is deselected and current is reduced to I_{SB2} . The duration of Sleep mode is dictated by the length of time the ZZ is in a High state. After entering Sleep mode, all inputs except ZZ become disabled and all outputs go to High-Z. The ZZ pin is an asynchronous, active high input that causes the device to enter Sleep mode. When the ZZ pin is driven high, I_{SB2} is guaranteed after the time t_{ZZI} is met. Because ZZ is an asynchronous input, pending operations or operations in progress may not be properly completed if ZZ is asserted. Therefore, Sleep mode must not be initiated until valid pending operations are completed. Similarly, when exiting Sleep mode during t_{ZZR} , only a Deselect or Read commands may be applied while the SRAM is recovering from Sleep mode.

Sleep Mode Timing



Application Tips

Single and Dual Cycle Deselect

SCD devices (like this one) force the use of “dummy read cycles” (read cycles that are launched normally, but that are ended with the output drivers inactive) in a fully synchronous environment. Dummy read cycles waste performance, but their use usually assures there will be no bus contention in transitions from reads to writes or between banks of RAMs. DCD SRAMs do not waste bandwidth on dummy cycles and are logically simpler to manage in a multiple bank application (wait states need not be inserted at bank address boundary crossings), but greater care must be exercised to avoid excessive bus contention.

JTAG Port Operation

Overview

The JTAG Port on this RAM operates in a manner that is compliant with IEEE Standard 1149.1-1990, a serial boundary scan interface standard (commonly referred to as JTAG). The JTAG Port input interface levels scale with V_{DD} . The JTAG output drivers are powered by V_{DDQ} .

Disabling the JTAG Port

It is possible to use this device without utilizing the JTAG port. The port is reset at power-up and will remain inactive unless clocked. TCK, TDI, and TMS are designed with internal pull-up circuits. To assure normal operation of the RAM with the JTAG Port unused, TCK, TDI, and TMS may be left floating or tied to either V_{DD} or V_{SS} . TDO should be left unconnected.

JTAG Pin Descriptions

Pin	Pin Name	I/O	Description
TCK	Test Clock	In	Clocks all TAP events. All inputs are captured on the rising edge of TCK and all outputs propagate from the falling edge of TCK.
TMS	Test Mode Select	In	The TMS input is sampled on the rising edge of TCK. This is the command input for the TAP controller state machine. An undriven TMS input will produce the same result as a logic one input level.
TDI	Test Data In	In	The TDI input is sampled on the rising edge of TCK. This is the input side of the serial registers placed between TDI and TDO. The register placed between TDI and TDO is determined by the state of the TAP Controller state machine and the instruction that is currently loaded in the TAP Instruction Register (refer to the TAP Controller State Diagram). An undriven TDI pin will produce the same result as a logic one input level.
TDO	Test Data Out	Out	Output that is active depending on the state of the TAP state machine. Output changes in response to the falling edge of TCK. This is the output side of the serial registers placed between TDI and TDO.

Note:

This device does not have a TRST (TAP Reset) pin. TRST is optional in IEEE 1149.1. The Test-Logic-Reset state is entered while TMS is held high for five rising edges of TCK. The TAP Controller is also reset automatically at power-up.

JTAG Port Registers

Overview

The various JTAG registers, referred to as Test Access Port or TAP Registers, are selected (one at a time) via the sequences of 1s and 0s applied to TMS as TCK is strobed. Each of the TAP Registers is a serial shift register that captures serial input data on the rising edge of TCK and pushes serial data out on the next falling edge of TCK. When a register is selected, it is placed between the TDI and TDO pins.

Instruction Register

The Instruction Register holds the instructions that are executed by the TAP controller when it is moved into the Run, Test/Idle, or the various data register states. Instructions are 3 bits long. The Instruction Register can be loaded when it is placed between the TDI and TDO pins. The Instruction Register is automatically preloaded with the IDCODE instruction at power-up or whenever the controller is placed in Test-Logic-Reset state.


Bypass Register

The Bypass Register is a single bit register that can be placed between TDI and TDO. It allows serial test data to be passed through the RAM's JTAG Port to another device in the scan chain with as little delay as possible.

Boundary Scan Register

The Boundary Scan Register is a collection of flip flops that can be preset by the logic level found on the RAM's input or I/O pins. The flip flops are then daisy chained together so the levels found can be shifted serially out of the JTAG Port's TDO pin. The Boundary Scan Register also includes a number of place holder flip flops (always set to a logic 1). The relationship between the device pins and the bits in the Boundary Scan Register is described in the Scan Order Table following. The Boundary Scan Register, under the control of the TAP Controller, is loaded with the contents of the RAMs I/O ring when the controller is in Capture-DR state and then is placed between the TDI and TDO pins when the controller is moved to Shift-DR state. SAMPLE-Z, SAMPLE/PRELOAD and EXTEST instructions can be used to activate the Boundary Scan Register.

JTAG TAP Block Diagram



* For the value of M, see the BSDL file, which is available at by contacting us at apps@gsitechnology.com.

Identification (ID) Register

The ID Register is a 32-bit register that is loaded with a device and vendor specific 32-bit code when the controller is put in Capture-DR state with the IDCODE command loaded in the Instruction Register. The code is loaded from a 32-bit on-chip ROM. It describes various attributes of the RAM as indicated below. The register is then placed between the TDI and TDO pins when the controller is moved into Shift-DR state. Bit 0 in the register is the LSB and the first to reach TDO when shifting begins.

ID Register Contents

	Not Used																				GSI Technology JEDEC Vendor ID Code										Presence Register	
Bit #	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	0	0	0	1	1	0	1	1	0	0	1	1


Tap Controller Instruction Set

Overview

There are two classes of instructions defined in the Standard 1149.1-1990; the standard (Public) instructions, and device specific (Private) instructions. Some Public instructions are mandatory for 1149.1 compliance. Optional Public instructions must be implemented in prescribed ways. The TAP on this device may be used to monitor all input and I/O pads, and can be used to load address, data or control signals into the RAM or to preload the I/O buffers.

When the TAP controller is placed in Capture-IR state the two least significant bits of the instruction register are loaded with 01. When the controller is moved to the Shift-IR state the Instruction Register is placed between TDI and TDO. In this state the desired instruction is serially loaded through the TDI input (while the previous contents are shifted out at TDO). For all instructions, the TAP executes newly loaded instructions only when the controller is moved to Update-IR state. The TAP instruction set for this device is listed in the following table.

JTAG Tap Controller State Diagram



Instruction Descriptions

BYPASS

When the BYPASS instruction is loaded in the Instruction Register the Bypass Register is placed between TDI and TDO. This occurs when the TAP controller is moved to the Shift-DR state. This allows the board level scan path to be shortened to facilitate testing of other devices in the scan path.

SAMPLE/PRELOAD

SAMPLE/PRELOAD is a Standard 1149.1 mandatory public instruction. When the SAMPLE / PRELOAD instruction is loaded in the Instruction Register, moving the TAP controller into the Capture-DR state loads the data in the RAMs input and I/O buffers into the Boundary Scan Register. Boundary Scan Register locations are not associated with an input or I/O pin, and are loaded with the default state identified in the Boundary Scan Chain table at the end of this section of the datasheet. Because the RAM clock is independent from the TAP Clock (TCK) it is possible for the TAP to attempt to capture the I/O ring contents while the input buffers are in transition (i.e. in a metastable state). Although allowing the TAP to sample metastable inputs will not harm the device, repeatable results cannot be expected. RAM input signals must be stabilized for long enough to meet the TAPs input data capture set-up plus hold time (t_{TS} plus t_{TH}). The RAMs clock inputs need not be paused for any other TAP operation except capturing the I/O ring contents into the Boundary Scan Register. Moving the controller to Shift-DR state then places the boundary scan register between the TDI and TDO pins.

EXTEST

EXTEST is an IEEE 1149.1 mandatory public instruction. It is to be executed whenever the instruction register is loaded with all logic 0s. The EXTEST command does not block or override the RAM's input pins; therefore, the RAM's internal state is still determined by its input pins.

Typically, the Boundary Scan Register is loaded with the desired pattern of data with the SAMPLE/PRELOAD command. Then the EXTEST command is used to output the Boundary Scan Register's contents, in parallel, on the RAM's data output drivers on the falling edge of TCK when the controller is in the Update-IR state.

Alternately, the Boundary Scan Register may be loaded in parallel using the EXTEST command. When the EXTEST instruction is selected, the state of all the RAM's input and I/O pins, as well as the default values at Scan Register locations not associated with a pin, are transferred in parallel into the Boundary Scan Register on the rising edge of TCK in the Capture-DR state, the RAM's output pins drive out the value of the Boundary Scan Register location with which each output pin is associated.

IDCODE

The IDCODE instruction causes the ID ROM to be loaded into the ID register when the controller is in Capture-DR mode and places the ID register between the TDI and TDO pins in Shift-DR mode. The IDCODE instruction is the default instruction loaded in at power up and any time the controller is placed in the Test-Logic-Reset state.

SAMPLE-Z

If the SAMPLE-Z instruction is loaded in the instruction register, all RAM outputs are forced to an inactive drive state (high-Z) and the Boundary Scan Register is connected between TDI and TDO when the TAP controller is moved to the Shift-DR state.

RFU

These instructions are Reserved for Future Use. In this device they replicate the BYPASS instruction.

JTAG TAP Instruction Set Summary

Instruction	Code	Description	Notes
EXTEST	000	Places the Boundary Scan Register between TDI and TDO.	1
IDCODE	001	Preloads ID Register and places it between TDI and TDO.	1, 2
SAMPLE-Z	010	Captures I/O ring contents. Places the Boundary Scan Register between TDI and TDO. Forces all RAM output drivers to High-Z.	1
RFU	011	Do not use this instruction; Reserved for Future Use. Replicates BYPASS instruction. Places Bypass Register between TDI and TDO.	1
SAMPLE/ PRELOAD	100	Captures I/O ring contents. Places the Boundary Scan Register between TDI and TDO.	1
GSI	101	GSI private instruction.	1
RFU	110	Do not use this instruction; Reserved for Future Use. Replicates BYPASS instruction. Places Bypass Register between TDI and TDO.	1
BYPASS	111	Places Bypass Register between TDI and TDO.	1

Notes:

1. Instruction codes expressed in binary, MSB on left, LSB on right.
2. Default instruction automatically loaded at power-up and in test-logic-reset state.

JTAG Port Recommended Operating Conditions and DC Characteristics (1.8/2.5 V Version)

Parameter	Symbol	Min.	Max.	Unit	Notes
1.8 V Test Port Input Low Voltage	V_{ILJ1}	-0.3	$0.3 * V_{DD1}$	V	1
2.5 V Test Port Input Low Voltage	V_{ILJ2}	-0.3	$0.3 * V_{DD2}$	V	1
1.8 V Test Port Input High Voltage	V_{IHJ1}	$0.6 * V_{DD1}$	$V_{DD1} + 0.3$	V	1
2.5 V Test Port Input High Voltage	V_{IHJ2}	$0.6 * V_{DD2}$	$V_{DD2} + 0.3$	V	1
TMS, TCK and TDI Input Leakage Current	I_{INHJ}	-300	1	uA	2
TMS, TCK and TDI Input Leakage Current	I_{INLJ}	-1	100	uA	3
TDO Output Leakage Current	I_{OLJ}	-1	1	uA	4
Test Port Output High Voltage	V_{OHJ}	1.7	—	V	5, 6
Test Port Output Low Voltage	V_{OLJ}	—	0.4	V	5, 7
Test Port Output CMOS High	V_{OHJC}	$V_{DDQ} - 100 \text{ mV}$	—	V	5, 8
Test Port Output CMOS Low	V_{OLJC}	—	100 mV	V	5, 9

Notes:


- Input Under/overshoot voltage must be $-2 \text{ V} < V_i < V_{DDn} + 2 \text{ V}$ not to exceed 4.6 V maximum, with a pulse width not to exceed 20% tTKC.
- $V_{ILJ} \leq V_{IN} \leq V_{DDn}$
- $0 \text{ V} \leq V_{IN} \leq V_{ILJn}$
- Output Disable, $V_{OUT} = 0$ to V_{DDn}
- The TDO output driver is served by the V_{DDQ} supply.
- $I_{OHJ} = -4 \text{ mA}$
- $I_{OLJ} = +4 \text{ mA}$
- $I_{OHJC} = -100 \text{ uA}$
- $I_{OLJC} = +100 \text{ uA}$

JTAG Port AC Test Conditions


Parameter	Conditions
Input high level	$V_{DD} - 0.2 \text{ V}$
Input low level	0.2 V
Input slew rate	1 V/ns
Input reference level	$V_{DDQ}/2$
Output reference level	$V_{DDQ}/2$

Notes:

- Include scope and jig capacitance.
- Test conditions as shown unless otherwise noted.



JTAG Port Timing Diagram




JTAG Port AC Electrical Characteristics

Parameter	Symbol	Min	Max	Unit
TCK Cycle Time	tTKC	50	—	ns
TCK Low to TDO Valid	tTKQ	—	20	ns
TCK High Pulse Width	tTKH	20	—	ns
TCK Low Pulse Width	tTKL	20	—	ns
TDI & TMS Set Up Time	tTS	10	—	ns
TDI & TMS Hold Time	tTH	10	—	ns

Boundary Scan (BSDL Files)

For information regarding the Boundary Scan Chain, or to obtain BSDL files for this part, please contact our Applications Engineering Department at: apps@gsitechnology.com.

Package Dimensions—119-Bump FPBGA (Package B, Variation 2)



Ordering Information for GSI Synchronous Burst RAMs

Org	Part Number ¹	Type	Package	Speed ² (MHz/ns)	T _A ³
8M x 18	GS8128418B-200V	SCD/DCD; PL/FT	119 BGA (var.2)	200/7.5	C
8M x 18	GS8128418B-167V	SCD/DCD; PL/FT	119 BGA (var.2)	167/8	C
4M x 36	GS8128436B-200V	SCD/DCD; PL/FT	119 BGA (var.2)	200/7.5	C
4M x 36	GS8128436B-167V	SCD/DCD; PL/FT	119 BGA (var.2)	167/8	C
8M x 18	GS8128418B-200IV	SCD/DCD; PL/FT	119 BGA (var.2)	200/7.5	I
8M x 18	GS8128418B-167IV	SCD/DCD; PL/FT	119 BGA (var.2)	167/8	I
4M x 36	GS8128436B-200IV	SCD/DCD; PL/FT	119 BGA (var.2)	200/7.5	I
4M x 36	GS8128436B-167IV	SCD/DCD; PL/FT	119 BGA (var.2)	167/8	I
8M x 18	GS8128418GB-200V	SCD/DCD; PL/FT	RoHS-compliant 119 BGA (var.2)	200/7.5	C
8M x 18	GS8128418GB-167V	SCD/DCD; PL/FT	RoHS-compliant 119 BGA (var.2)	167/8	C
4M x 36	GS8128436GB-200V	SCD/DCD; PL/FT	RoHS-compliant 119 BGA (var.2)	200/7.5	C
4M x 36	GS8128436GB-167V	SCD/DCD; PL/FT	RoHS-compliant 119 BGA (var.2)	167/8	C
8M x 18	GS8128418GB-200IV	SCD/DCD; PL/FT	RoHS-compliant 119 BGA (var.2)	200/7.5	I
8M x 18	GS8128418GB-167IV	SCD/DCD; PL/FT	RoHS-compliant 119 BGA (var.2)	167/8	I
4M x 36	GS8128436GB-200IV	SCD/DCD; PL/FT	RoHS-compliant 119 BGA (var.2)	200/7.5	I
4M x 36	GS8128436GB-167IV	SCD/DCD; PL/FT	RoHS-compliant 119 BGA (var.2)	167/8	I

Notes:

- Customers requiring delivery in Tape and Reel should add the character "T" to the end of the part number. Example: GS8128418B-200IVT.
- The speed column indicates the cycle frequency (MHz) of the device in Pipeline mode and the latency (ns) in Flow Through mode. Each device is Pipeline/Flow Through mode-selectable by the user.
- C = Commercial Temperature Range. I = Industrial Temperature Range.
- GSI offers other versions this type of device in many different configurations and with a variety of different features, only some of which are covered in this data sheet. See the GSI Technology web site (www.gsistechnology.com) for a complete listing of current offerings.

144Mb Sync SRAM Data Sheet Revision History

DS/DateRev. Code: Old; New	Types of Changes Format or Content	Page;Revisions;Reason
8128418/36B-xxxV_r1		• Creation of new datasheet • (Rev. 1.00a: Corrected voltage ranges on pg. 12)
8128418/36B-xxxV_r1.01		• Removed 250MHz speed bin • Rev1.01a: updated coplanarity for 119 BGA mechanical • Rev1.01b: revised organization designation • Rev1.01c: corrected industrial part numbers in ordering information table
8128418/36B-xxxV_r1.02		• Updated to MP datasheet