

CD74FCT163244

December 1996

Fast CMOS 3.3V 16-Bit Buffer/Line Driver

Features

- Advanced 0.6 micron CMOS Technology
- Advanced Low Power CMOS Operation
- Can Serve as a 5V to 3V Translator
- Excellent Output Drive Capability:
 - Balanced Drives (24mA Sink and Source)
 - Compatible with LVC™ Class of Products
- Pin Compatible with Industry Standard Double-Density Pinouts
- Low Ground Bounce Outputs
- Hysteresis on All Inputs
- Inputs Can Be Driven by 3.3V or 5V Devices
- Multiple Center Pin and Distributed V_{CC}/GND Pins Minimizing Switching Noise

Ordering Information


PART NUMBER	TEMP. RANGE (°C)	PACKAGE	PKG. NO.
CD74FCT163244AMT	-40 to 85	48 Ld TSSOP	M48.240-P
CD74FCT163244ASM	-40 to 85	48 Ld SSOP	M48.300-P
CD74FCT163244CMT	-40 to 85	48 Ld TSSOP	M48.240-P
CD74FCT163244CSM	-40 to 85	48 Ld SSOP	M48.300-P
CD74FCT163244MT	-40 to 85	48 Ld TSSOP	M48.240-P
CD74FCT163244SM	-40 to 85	48 Ld SSOP	M48.300-P

NOTE: When ordering, use the entire part number. Add the suffix 96 to obtain the variant in the tape and reel.


Description

The CD74FCT163244 is a 16-bit buffer/line driver designed for applications driving high capacitive loads and low impedance backplanes. This high-speed, low power device offers bus/backplane interface capability and a flow-through organization for ease of board layout. This device is designed with three-state controls to operate in a Quad-Nibble, Dual-Byte, or a single 16-bit word mode.

Pinout



Functional Block Diagram



TRUTH TABLE (NOTE 1)

INP	OUTPUTS	
χ <mark>ŌĒ</mark>	χΑχ	x ^Y x
L	L	L
L	Н	Н
Н	X	Z

NOTE:

H = High Voltage Level
 L = Low Voltage Level
 X = Don't Care

Z = High Impedance

Pin Descriptions

PIN NAME	DESCRIPTION					
χ <mark>ΘΕ</mark>	Three-State Output Enable Inputs (Active LOW)					
χΑχ	Inputs					
χ ^Y χ	Three-State Outputs					
GND	Ground					
V _{CC}	Power					

CD74FCT163244

Absolute Maximum Ratings Thermal Information θ_{JA} (°C/W) DC Input Voltage-0.5V to 7.0V Thermal Resistance (Typical, Note 2) 94 SSOP Package **Operating Conditions** Operating Temperature Range -40°C to 85°C Maximum Storage Temperature Range $\dots -65^{\circ}$ C to 150° C Supply Voltage to Ground Potential Inputs and V_{CC} Only....-0.5V to 7.0V (Lead Tips Only) Supply Voltage to Ground Potential Outputs and D/O Only. -0.5V to 7.0V

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

NOTES:

2. $\theta_{\mbox{\scriptsize JA}}$ is measured with the component mounted on an evaluation PC board in free air.

Electrical Specifications

PARAMETERS	SYMBOL	(NOTE 3) TEST CONDITI	MIN	(NOTE 4) TYP	MAX	UNITS	
DC ELECTRICAL SPE	ECIFICATION	NS Over the Operating Range, TA	$_{\rm A} = -40^{\rm o}$ C to 85 $^{\rm o}$ C, V _C	$_{CC} = 2.7 \text{V to } 3$	3.6V		
Input HIGH Voltage (Input Pins)	V _{IH}	Guaranteed Logic HIGH Level		2.2	-	5.5	V
Input HIGH Voltage (I/O Pins)	V _{IH}	Guaranteed Logic HIGH Level		2.0	-	V _{CC} + 0.5	V
Input LOW Voltage (Input and I/O Pins)	V _{IL}	Guaranteed Logic LOW Level		-0.5	-	0.8	V
Input HIGH Current (Input Pins)	Ιн	V _{CC} = Max	V _{IN} = 5.5V	-	-	±1	μΑ
Input HIGH Current (I/O Pins)	I _{IH}	V _{CC} = Max	V _{IN} = V _{CC}	-	-	±1	μΑ
Input LOW Current (Input Pins)	I _{IL}	V _{CC} = Max	V _{IN} = GND	-	-	±1	μΑ
Input LOW Current (I/O Pins)	I _{IL}	V _{CC} = Max	V _{IN} = GND	-	-	±1	μΑ
High Impedance Output Current (Three-State)	I _{OZH}	V _{CC} = Max	V _{OUT} = V _{CC}	-	-	±1	μΑ
	I _{OZL}	V _{CC} = Max	V _{OUT} = GND	-	-	±1	μΑ
Clamp Diode Voltage	V _{IK}	V _{CC} = Min, I _{IN} = -18mA	•	-	-0.7	-1.2	V
Output HIGH Current	l _{ODH}	$V_{CC} = 3.3V$, $V_{IN} = V_{IH}$ or V_{IL} , $V_{IN} = V_{IH}$	' _O = 1.5V (Note 5)	-36	-60	-110	mA
Output LOW Current	I _{ODL}	$V_{CC} = 3.3V$, $V_{IN} = V_{IH}$ or V_{IL} , $V_{IN} = V_{IH}$	' _O = 1.5V (Note 5)	50	90	200	mA
Output HIGH Voltage	V _{OH}	$V_{CC} = Min, V_{IN} = V_{IH} \text{ or } V_{IL}$	I _{OH} = -0.1mA	V _{CC} - 0.2	-	-	V
			I _{OH} = -3mA	2.4	3.0	-	V
		$V_{CC} = 3.0V$, $V_{IN} = V_{IH}$ or V_{IL}	I _{OH} = -8mA	2.4 (Note 8)	3.0	-	V
			I _{OH} = -24mA	2.0	-	-	V
Output LOW Voltage	V _{OL}	V_{CC} = Min, V_{IN} = V_{IH} or V_{IL}	I _{OL} = 0.1mA	-	_	0.2	V
			I _{OL} = 16mA	-	0.2	0.4	V
			I _{OL} = 24mA	-	0.3	0.5	V

CD74FCT163244

Electrical Specifications (Continued)

PARAMETERS	SYMBOL	(NOTE 3) TEST CONDITI	MIN	(NOTE 4) TYP	MAX	UNITS	
Short Circuit Current (Note 6)	los	V _{CC} = Max (Note 5), V _{OUT} = G	ND	-60	-85	-240	mA
Input Hysteresis	V _H			-	150	-	mV
CAPACITANCE T _A = 2	25 ^o C, f = 1Ml						
Input Capacitance (Note 7)	C _{IN}	V _{IN} = 0V		-	4.5	6	pF
Output Capacitance (Note 7)	C _{OUT}	V _{OUT} = 0V		-	5.5	8	pF
POWER SUPPLY SPE	ECIFICATION	NS					
Quiescent Power Supply Current	Icc	V _{CC} = Max	V _{IN} = GND or V _{CC}	-	0.1	10	μА
Quiescent Power Supply Current TTL Inputs HIGH	Δl _{CC}	V _{CC} = Max	V _{IN} = VCC - 0.6V (Note 9)	-	2.0	30	μА
Dynamic Power Supply Current (Note 10)	ICCD	V _{CC} = Max, Outputs Open _X OE = GND One Bit Toggling 50% Duty Cycle	V _{IN} = V _{CC} V _{IN} = GND	-	50	75	μA/ MHz
Total Power Supply Current (Note 12)		V_{CC} = Max, Outputs Open f_I = 10MHz, 50% Duty Cycle $\chi \overline{OE}$ = GND One Bit Toggling	$V_{IN} = V_{CC} - 0.6V$ $V_{IN} = GND$	-	0.5	0.8	mA
		V_{CC} = Max, Outputs Open f_{\parallel} = 2.5MHz, 50% Duty Cycle $\chi \overline{OE}$ = GND 16 Bits Toggling	$V_{IN} = V_{CC} - 0.6V$ $V_{IN} = GND$	-	2.0	3.3 (Note 11)	mA


Switching Specifications Over Operating Range (Note 13)

		(NOTE 14)	CD74FCT1	63244	CD74FCT16	3244A	CD74FCT16	3244C	
PARAMETER	SYMBOL	TEST CONDITIONS	(NOTE 15) MIN	MAX	(NOTE 15) MIN	MAX	(NOTE 15) MIN	MAX	UNITS
CD74FCT16244, CD74FCT162244									
Propagation Delay $_{\chi}A_{\chi}$ to $_{\chi}Y_{\chi}$	t _{PLH,} t _{PHL}	$C_L = 50pF$ $R_L = 500\Omega$	1.5	6.5	1.5	4.8	1.5	4.1	ns
Output Enable Time $\chi \overline{OE}$ to $\chi Y \chi$	^t PZH, ^t PZL		1.5	8.0	1.5	6.2	1.5	5.8	ns
Output Disable Time (Note 16) $\chi \overline{\text{OE}}$ to $\chi Y \chi$	^t PHZ, t _{PLZ}		1.5	7.0	1.5	5.6	1.5	5.2	ns
Output Skew (Note 17)	t _{SK(O)}		-	0.5	-	0.5	-	0.5	ns

NOTES:

- 3. For conditions shown as Max or Min, use appropriate value specified under Electrical Characteristics for the applicable device type.
- 4. Typical values are at $V_{CC} = 3.3V$, $25^{\circ}C$ ambient and maximum loading.
- 5. Not more than one output should be shorted at one time. Duration of the test should not exceed one second.
- 6. This parameter is guaranteed but not tested.
- 7. This parameter is determined by device characterization but is not production tested.
- 8. $V_{OH} = V_{CC} 0.6V$ at rated current.
- 9. Per TTL driven input; all other inputs at V_{CC} or GND.
- 10. This parameter is not directly testable, but is derived for use in Total Power Supply Calculations.
- 11. Values for these conditions are examples of the I_{CC} formula. These limits are guaranteed but not tested.
- 12. I_C = I_{QUIESCENT} + I_{INPUTS} + I_{DYNAMIC}
 - $I_C = I_{CC} + \Delta I_{CC} D_H N_T + I_{CCD} (f_{CP}/2 + f_I N_I)$
 - I_{CC} = Quiescent Current
 - ΔI_{CC} = Power Supply Current for a TTL High Input
 - DH = Duty Cycle for TTL Inputs High
 - N_T = Number of TTL Inputs at D_H
 - I_{CCD} = Dynamic Current Caused by an Input Transition Pair (HLH or LHL)
 - f_{CP} = Clock Frequency for Register Devices (Zero for Non-Register Devices)
 - N_{CP} = Number of Clock Inputs at f_{CP}
 - f_I = Input Frequency
 - \dot{N}_I = Number of Inputs at f_I
 - All currents are in milliamps and all frequencies are in megahertz.
- 13. Propagation Delays and Enable/Disable times are with $V_{CC} = 3.3V \pm 0.3V$, normal range. For $V_{CC} = 2.7V$, extended range, all Propagation Delays and Enable/Disable times should be degraded by 20%.
- 14. See test circuit and wave forms.
- 15. Minimum limits are guaranteed but not tested on Propagation Delays.
- 16. This parameter is guaranteed but not production tested.
- 17. Skew between any two outputs, of the same package, switching in the same direction. This parameter is guaranteed by design.

Test Circuits and Waveforms



NOTE:

18. Pulse Generator for All Pulses: Rate \leq 1.0MHz; $Z_{OUT} \leq$ 50 $\Omega;$ $t_{f},$ $t_{f} \leq$ 2.5ns.

FIGURE 1. TEST CIRCUIT

SWITCH POSITION

TEST	SWITCH
t _{PLZ} , t _{PZL} , Open Drain	6V
^t PHZ ^{, t} PZH	GND
t _{PLH} , t _{PHL}	Open

DEFINITIONS:

 C_L = Load capacitance, includes jig and probe capacitance.

 R_{T}^{-} = Termination resistance, should be equal to Z_{OUT} of the Pulse Generator.




FIGURE 2. ENABLE AND DISABLE TIMING





FIGURE 3. PROPAGATION DELAY

Thin Shrink Small Outline Plastic Packages (TSSOP)



M48.240-P

48 LEAD THIN SHRINK SMALL OUTLINE PLASTIC PACKAGE


	INC	HES	MILLIM		
SYMBOL	MIN	MAX	MIN	MIN MAX	
Α	0.041	0.047	1.05	1.20	-
A1	0.002	0.006	0.05	0.15	-
В	0.007	0.010	0.178	0.254	-
С	0.004	0.008	0.102	0.203	-
D	0.488	0.496	12.40	12.59	1
Е	0.236	0.244	6.00	6.19	2
е	0.019	0.0197 BSC		BSC	-
Н	0.307	0.330	7.80	8.38	-
L	0.020	0.030	0.51	0.76	3
N	4	8	48		4
α	0°	8 ⁰	0°	8 ⁰	-

Rev. 0 6/96

NOTES:

- Dimension "D" does not include mold flash, protrusions or gate burrs.
- 2. Dimension "E" does not include interlead flash or protrusions.
- 3. "L" is the length of terminal for soldering to a substrate.
- 4. "N" is the number of terminal positions.
- 5. Terminal numbers are shown for reference only.
- Controlling dimension: INCHES. Converted millimeter dimensions are not necessarily exact.

Shrink Small Outline Plastic Packages (SSOP)



NOTES:

- These package dimensions are within allowable dimensions of JECEC MO-118-AA, Issue B.
- Dimension "D" does not include mold flash, protrusions or gate burrs.
- 3. Dimension "E" does not include interlead flash or protrusions.
- 4. "L" is the length of terminal for soldering to a substrate.
- 5. "N" is the number of terminal positions.
- 6. Terminal numbers are shown for reference only.
- 7. Controlling dimension: INCHES. Converted millimeter dimensions are not necessarily exact.

M48.300-P

48 LEAD SHRINK SMALL OUTLINE PLASTIC PACKAGE

	INC	HES	MILLIM		
SYMBOL	MIN	MAX	MIN	MAX	NOTES
Α	0.096	0.108	2.44	2.74	-
A1	0.008	0.016	0.20	0.41	-
A2	0.088	0.092	2.24	2.34	-
В	0.008	0.0135	0.20	0.34	-
С	0.005	0.010	0.13	0.25	-
D	0.620	0.630	15.75	16.00	2
Е	0.291	0.299	7.39	7.59	3
е	0.025	BSC	0.635 BSC		-
Н	0.395	0.415	10.03	10.54	-
h	0.015	0.025	0.381	0.635	-
L	0.020	0.040	0.51	1.01	4
N	48		48		5
α	0°	8 ⁰	0°	8 ⁰	-

Rev. 0 5/96

All Harris Semiconductor products are manufactured, assembled and tested under ISO9000 quality systems certification.

Harris Semiconductor products are sold by description only. Harris Semiconductor reserves the right to make changes in circuit design and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Harris is believed to be accurate and reliable. However, no responsibility is assumed by Harris or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Harris or its subsidiaries.

Sales Office Headquarters

For general information regarding Harris Semiconductor and its products, call 1-800-4-HARRIS

NORTH AMERICA

Harris Semiconductor
P. O. Box 883, Mail Stop 53-210
Melbourne, FL 32902
TEL: 1-800-442-7747

(407) 729-4984 FAX: (407) 729-5321

EUROPE

Harris Semiconductor Mercure Center 100, Rue de la Fusee 1130 Brussels, Belgium TEL: (32) 2.724.2111 FAX: (32) 2.724.22.05

ASIA

Harris Semiconductor PTE Ltd.
No. 1 Tannery Road
Cencon 1, #09-01
Singapore 1334
TEL: (65) 748-4200
FAX: (65) 748-0400

