

LED Driver with Dynamic Headroom Control and Thermal Control Interfaces

Check for Samples: [LM3464](#), [LM3464A](#)

FEATURES

- **Wide Input Voltage Range**
 - 12V-80V (LM3464)
 - 12V-95V (LM3464A)
- **Dynamic Headroom Control Ensures Maximum Efficiency**
- **4 Output Channels With Individual Current Regulation**
- **High Channel to Channel Accuracy**
- **Digital PWM/Analog Dimming Control Interface**
- **Resistor Programmable Dimming Frequency and Minimum Duty Cycle (Analog Dimming Mode)**
- **Direct Interface to Thermal Sensor**
- **Fault Detection**
- **Over Temperature Protection**
- **Thermal Shutdown**
- **Under Voltage Lockout**
- **Thermal Enhanced TSSOP-28 Package**

DESCRIPTION

The LM3464/64A is a 4-channel high voltage current regulator that provides a simple solution for LED lighting applications. The LM3464/64A provides four individual current regulator channels and works in conjunction with external N-channel MOSFETs and sense resistors to give accurate driving current for every LED string. Additionally, the Dynamic Headroom Control (DHC) output can be interfaced to the external power supply to adjust the LED supply voltage to the lowest level that is adequate to maintain all the string currents in regulation, yielding the optimal overall efficiency.


Digital PWM or analog voltage signals can be used to control the duty cycle of the all the channels. When analog control is used, the dimming frequency can be programmed via an external capacitor. A minimum duty cycle control is provided in the conditions that the analog dimming is configured as thermal feedback.

Protection features include VIN under-voltage lock-out, LED open/short circuit and over-temperature fault signaling to the system controller.

APPLICATIONS

- **Streetlights**
- **Solid State Lighting Solutions**

Typical Application



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

All trademarks are the property of their respective owners.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of the Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

Copyright © 2010–2013, Texas Instruments Incorporated

Connection Diagram




**Figure 1. Top View
28-Lead TSSOP-28
Package Number PWP**

PIN DESCRIPTIONS

Pin	Name	Description	Application Information
1	SYNC	Synchronization signal output for cascade operation (Master-Slave configuration)	Connect this pin to the DIM pin of other LM3464/64A to enable cascade operation (multiple device). This pin should leave open for single device operation.
2	DIM	PWM dimming control	Apply logic level PWM signal to this pin controls the average brightness of the LED string. (<1.25V disable output).
3	Thermal	Thermal sensor input	Connect thermal sensor to this pin with bias accordingly to facilitate thermal foldback and control the brightness of the LED array.
4	Thermal_Cap	Thermal dimming ramp capacitor	Connect a capacitor across this pin and GND to define the thermal dimming frequency.
5	VDHC	Head room control	Apply external voltage across this pin and ground to define the minimum drain voltage. This pin is internal biased at 0.9V.
6	DMIN	Minimum thermal dimming duty control	The voltage across this pin and GND defines the minimum thermal dimming duty cycle.
7	Faultb	Fault signal output	Open Drain output, pull-down when FAULT condition occurred.
8	AGND	Signal ground	Analog ground connection for internal circuitry. Must be connected to PGND external to the package.
9	FAULT_CAP	Fault delay capacitor	Connect to an external capacitor to program the fault response time.
10	CDHC	DHC time constant capacitor	An external capacitor to ground programs the Dynamic Headroom Control loop response time
11	OutP	DHC Output	Connect this pin to the voltage feedback input of primary power supply to facilitate dynamic headroom control.
12	VLedFB	Output voltage sense input	This pin senses the output voltage of the primary power supply.
13	VCC	Internal regulator output	This pin is the output terminal of the internal voltage regulator and should be bypassed by a high quality 1uF ceramic capacitor.
14	EN	Enable input	This pin serves as device enable input when logic level signal is applied. (Active high with internal pull-up)
15	VIN	Supply voltage	The input voltage should be in the range of 12V to 80V for LM3464, 12–95V for LM3464A
16	DR4	Channel 4 drain sense input	This pin senses the drain voltage of the external MOSFET of channel 4 to facilitate DHC operation and fault detection.
17	DR3	Channel 3 drain sense input	This pin senses the drain voltage of the external MOSFET of channel 3 to facilitate DHC operation and fault detection.
18	DR2	Channel 2 drain sense input	This pin senses the drain voltage of the external MOSFET of channel 2 to facilitate DHC operation and fault detection.

PIN DESCRIPTIONS (continued)

Pin	Name	Description	Application Information
19	DR1	Channel 1 drain sense input	This pin senses the drain voltage of the external MOSFET of channel 1 to facilitate DHC operation and fault detection.
20	SE4	Channel 4 sense input	Connect to an external sense resistor to define the Channel 4 LED current.
21	GD4	Channel 4 gate driver output	Connect to the gate of external NMOS to control the channel 4 LED current.
22	PGND	Power Ground	Ground for power circuitry. Reference point for all stated voltages. Must be externally connected to EP and AGND
23	GD3	Channel 3 gate driver output	Connect to the gate of external NMOS to control the channel 3 LED current.
24	SE3	Channel 3 sense input	Connect to an external sense resistor to define the Channel 3 LED current.
25	GD2	Channel 2 gate driver output	Connect to the gate of external NMOS to control the channel 2 LED current.
26	SE2	Channel 2 sense input	Connect to an external sense resistor to define the Channel 2 LED current.
27	GD1	Channel 1 gate driver output	Connect to the gate of external NMOS to control the channel 1 LED current.
28	SE1	Channel 1 sense input	Connect to an external sense resistor to define the Channel 1 LED current.
EP	EP	Thermal Pad (Power Ground)	Used to dissipate heat from the package during operation. Must be electrically connected to PGND external to the package.



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

Absolute Maximum Ratings (LM3464/LM3464A) ⁽¹⁾⁽²⁾

V _{IN} to GND	-0.3V to 100V
DR1, DR2, DR3, DR4 to GND	-0.3V to 100V
EN to GND	-0.3V to 5.5V
All other inputs to GND	-0.3V to 7V
ESD Rating ⁽³⁾ , Human Body Model	±2 kV
Storage Temperature Range	-65°C to + 150°C
Junction Temperature (T _J)	+ 150°C

- (1) Absolute Maximum Ratings are limits beyond which damage to the device may occur. Operating Ratings are conditions under which operation of the device is intended to be functional. For ensured specifications and test conditions, see the Electrical Characteristics.
- (2) If Military/Aerospace specified devices are required, please contact the Texas Instruments Sales Office/Distributors for availability and specifications.
- (3) The human body model is a 100 pF capacitor discharged through a 1.5 kΩ resistor into each pin.

Operating Ratings (LM3464)

Supply Voltage Range (V _{IN})	12V to 80V
Junction Temperature Range (T _J)	-40°C to + 125°C
Thermal Resistance (θ _{JA}) ⁽¹⁾	33.5°C/W
Thermal Resistance (θ _{JC}) ⁽¹⁾	6°C/W

- (1) Measurements are performed on a 4 layer JEDEC board with 10 vias provided under the exposed pad. See JESD51-1 to JESD51-11. The value of θ_{JA} is specifically dependent on the PCB trace area, trace material and the number of layers and thermal vias.

Operating Ratings (LM3464A)

Supply Voltage Range (V _{IN})	12V to 95V
Junction Temperature Range (T _J)	-40°C to + 125°C
Thermal Resistance (θ _{JA}) ⁽¹⁾	33.5°C/W
Thermal Resistance (θ _{JC}) ⁽¹⁾	6°C/W

- (1) Measurements are performed on a 4 layer JEDEC board with 10 vias provided under the exposed pad. See JESD51-1 to JESD51-11. The value of θ_{JA} is specifically dependent on the PCB trace area, trace material and the number of layers and thermal vias.

Electrical Characteristics (LM3464/LM3464A)

Specification with standard type are for T_A = T_J = +25°C only; limits in **boldface** type apply over the full Operating Junction Temperature (T_J) range. Minimum and Maximum are specified through test, design or statistical correlation. Typical values represent the most likely parametric norm at T_J = +25°C, and are provided for reference purposes only. Unless otherwise stated the following conditions apply: V_{IN} = 48V.

Symbol	Parameter	Conditions	Min	Typ	Max	Units
V_{CC} Regulator⁽¹⁾						
V _{IN-UVLO}	Vin under voltage lockout	V _{IN} increasing		8.5		V
V _{IN-UVLO-HYS}	Vin UVLO hysteresis	V _{IN} decreasing		95		mV
V _{CC}	VCC output voltage	C _{VCC} = 0.68 μF No load	6.15	6.3	6.51	V
V _{CC-UVLO}	VCC under-voltage lockout threshold (UVLO)	V _{CC} increasing	4.98		5.28	V
V _{CC-UVLO-HYS}	VCC UVLO hysteresis	V _{CC} decreasing		250		mV
I _{IN}	Quiescent Current from VIN	C _{VCC} = 0.68 μF No load	1.65	2.3	3	mA
I _{VCC}	VCC Current limit	V _{CC} = 0V	18			mA
Device Enable						
V _{EN-DISABLE}	Device disable voltage threshold	V _{EN} Decreasing	2.1	2.55	3	V

- (1) V_{CC} provides self bias for the internal gate drive and control circuits. Device thermal limitations limit external loading.

Electrical Characteristics (LM3464/LM3464A) (continued)

Specification with standard type are for $T_A = T_J = +25^\circ\text{C}$ only; limits in **boldface** type apply over the full Operating Junction Temperature (T_J) range. Minimum and Maximum are specified through test, design or statistical correlation. Typical values represent the most likely parametric norm at $T_J = +25^\circ\text{C}$, and are provided for reference purposes only. Unless otherwise stated the following conditions apply: $V_{IN} = 48\text{V}$.

Symbol	Parameter	Conditions	Min	Typ	Max	Units
I _{EN-MAX}	EN pin internal pull current	V _{EN} = 0V	7.2	11	14.7	uA
Analog Dimming Control Interface						
V _{CTHM-MAX}	Sawtooth max. voltage threshold at Thermal_Cap pin 100% output duty cycle		2.95	3.25	3.3	V
V _{CTHM-MIN}	Sawtooth min. voltage threshold at Thermal_Cap pin 0% output duty cycle		0.325	0.4	0.493	V
I _{CTHM}	Thermal_Cap pin output current		38.9	50	61	uA
PWM Dimming Control Interface						
V _{DIM-LED-ON}	DIM pin voltage threshold at LED ON	V _{DMIN} = 0V V _{THERMAL} = V _{CC}	1.19			V
V _{DIM-LED-OFF}	DIM pin voltage threshold at LED OFF	V _{DMIN} = 0V V _{THERMAL} = V _{CC}			1.3	V
Dynamic Headroom Control Output						
V _{OutP-MAX}	OutP pin max. output voltage			V _{CC} -0.5		V
V _{OutP-MIN}	OutP pin min. output voltage	I _{outP} = 1 mA current sink		0.3		V
V _{LEDFB-LED-ON}	VLedFB pin voltage threshold at LED ON		2.4	2.5	2.58	V
V _{LEDFB-SYS-RST}	System restart VLedFB pin voltage threshold for system restart	Measure at VLedFB pin		1.2		V
LED Current Regulator						
V _{GDx-MAX}	GDx gate driver max. output voltage		4.73	V _{CC} -1		V
V _{GDx-MIN}	GDx gate driver min. output voltage			0.115	0.127	V
I _{GDx-MAX}	GDx gate driver short circuit current	GDx short to GND			8	mA
I _{DRx}	DRx pin input current	V _{DRx} = 10V		25	29	μA
		V _{DRx} = 100V		55	70	μA
Fault Detection and Handling						
V _{OVP-TH}	DRx Pin over-voltage protection threshold	Measure at DRx pin	18	19	21	V
V _{SHORTFAULT}	DRx short fault threshold	Any V _{DRx} < 2.5V	8.35	8.4	9.75	V
V _{OPENFAULT}	SEx open fault threshold	Measure at SEx pin	30			mV
I _{FAULT-CAP}	FAULT_CAP pin output current	All V _{DRx} < V _{OVP-TH}		25		uA
I _{FAULT-CAP-OVP}	FAULT_CAP pin output current at DRx over-voltage	Any V _{DRx} ≥ V _{OVP-TH}		105		uA
V _{FAULT-CAP}	FAULT-CAP pin voltage threshold at fault timer expire	V _{FAULT-CAP} rising		3.6		V
R _{Faultb}	Faultb pin to GND resistance	LED fault = TRUE		110		Ω
Thermal Protection						
T _{OTM-TH}	Over Temperature Monitor Threshold			125		°C
T _{OTM-HYS}	Over Temperature Monitor Hysteresis			20		°C
T _{SD}	Thermal shutdown temperature	T _J rising		165		°C
T _{SD-HYS}	Thermal shutdown temperature hysteresis	T _J falling		20		°C
Thermal Resistance						
θ _{JA}	Junction to Ambient ⁽²⁾	TSSOP-28 Package		33.5		°C/W
θ _{JC}	Junction to Case ⁽²⁾			6		°C/W

(2) Measurements are performed on a 4 layer JEDEC board with 10 vias provided under the exposed pad. See JESD51-1 to JESD51-11. The value of θ_{JA} is specifically dependent on the PCB trace area, trace material and the number of layers and thermal vias.

Typical Performance Characteristics

All curves taken at $V_{IN} = 48V$ with configuration in typical application for driving twelve power LEDs with four output channels active and output current per channel = 350 mA. $T_A = 25^\circ C$, unless otherwise specified.




Figure 2.




Figure 3.




Figure 4.




Figure 5.




Figure 6.




Figure 7.

Typical Performance Characteristics (continued)

All curves taken at $V_{IN} = 48V$ with configuration in typical application for driving twelve power LEDs with four output channels active and output current per channel = 350 mA. $T_A = 25^\circ C$, unless otherwise specified.




Figure 8.




Figure 9.




Figure 10.




Figure 11.




Figure 12.





Figure 13.

BLOCK DIAGRAM




Figure 14. Typical Application Circuit with Fly-Back AC/DC Converter

OVERVIEW

The LM3464/64A is a four channel linear current regulator designed for LED lighting systems with wide input voltage range, high speed PWM and thermal foldback dimming control interface. The LM3464/64A incorporates a Dynamic Headroom Control (DHC) technology which maximizes overall efficiency of the lighting system by adjusting the output voltage of the primary power source dynamically. Linear current regulation secures high accuracy output current, LED and system reliability. High speed PWM dimming provides the flexibility of brightness control while maintaining constant color temperature of the light. The thermal foldback feature enables the LM3464/64A to manage the temperature of the LED heat sink or system chassis with a simple NTC/PTC temperature sensor. The thermal foldback input can also be used as an analog dimming control input to adapt to other sensors easily, such as ambient light sensor.

Dynamic Headroom Control (DHC)

Operation Principles of DHC

Dynamic Headroom Control is a technology that aims at maximizing the overall system efficiency by altering the supply voltage to the LED(s) dynamically in respect to the characteristics of the LED(s). In the LM3464/64A, DHC is facilitated by connecting a resistor in between the OutP pin of the LM3464/64A and the voltage feedback node of the primary power supply (AC/DC) as shown in Figure 15.




Figure 15. Circuitry of the DHC Mechanism

For example, in steady state, when all the output channels are in regulation and the forward voltage of any LED string decreases due to temperature raise, the drain voltage of the corresponding channel (DRx) increases to exceed the default 0.9V typical headroom voltage in order to maintain constant output current. As the drain voltage increases, the voltage of CDHC increases and the current sink into the OutP pin decreases. This will finally result in decrease of rail voltage (V_{RAIL}) until the corresponding DRx voltage returns to minimum level.

System Operation

In order to provide failure protection to the LEDs, the rail voltage is pulled up by the LM3464/64A from a relatively low voltage level at system startup until the rail voltage reaches certain preset level. Figure 16 shows the change of the rail voltage of the LM3464/64A LED lighting system upon the primary power source is powered.

The LM3464/64A can be interfaced to an off-the-shelf converter to form a LED lighting system with simple connections. Figure 14 shows the typical application circuit of a lighting system using the LM3464/64A with a fly-back AC/DC converter. In this application, the output voltage of the AC/DC converter is mainly governed by a voltage reference IC, LM431 and a voltage divider consists of R_1 and R_2 . The LM3464/64A influences the output voltage of the AC/DC converter by sinking current from the junction of the voltage divider (R_1 and R_2) to realize dynamic headroom control.

The operation of the LM3464/64A upon startup can be divided into several phases according to the changes of the rail voltage as shown in Figure 16. When the AC/DC converter is powered, the rail voltage increases and stays steady when its native nominal output voltage, $V_{RAIL(nom)}$ is reached. This voltage is defined by the output voltage feedback resistor divider of the AC/DC converter. At this voltage level, the LM3464/64A is powered already. After certain delay defined by C_{DHC} , the LM3464/64A starts to push the rail voltage up by sinking current into the OutP pin from the voltage feedback node of the AC/DC converter until the rail voltage reaches V_{DHC_READY} . V_{DHC_READY} is the highest rail voltage in normal operation and should be enough to turn on all the LED strings with current regulation (defined by R_{SNSx}). As V_{RAIL} reaches V_{DHC_READY} , the LM3464/64A turns on all the output channels. This discharges the output capacitor of the primary power supply and causes the rail voltage to decrease to certain level that system efficiency is maximized (V_{LED}).




Figure 16. Changes of Rail Voltage Upon Power Up

APPLICATION INFORMATION

SETTING ($V_{\text{RAIL(nom)}}$)

The nominal rail voltage $V_{\text{RAIL(nom)}}$ is the nominal output voltage of the primary power supply (AC/DC) prior to DHC begins. The selection of $V_{\text{RAIL(nom)}}$ is primarily depend on the forward voltages of the LED arrays and should follow the equation shows below:

$$V_{\text{RAIL(nom)}} \leq V_{f(\text{all_temp})} + V_{\text{VDHC}} \quad (1)$$

In the equation, $V_{f(\text{all_temp})}$ is the lowest forward voltage among all the LED strings under all possible temperature. And V_{VDHC} is the voltage headroom which equals to the voltage at the VDHC pin. Normally, the forward voltage of an LED drops as the ambient temperature increases. This could create large variation of total forward voltage of a LED sting under different temperature. In order to ensure proper system startup, the variation of LED forward voltage against temperature must be considered in calculations.

SETTING $V_{\text{DHC_READY}}$ AND $V_{\text{RAIL(peak)}}$

DHC begins when the voltage at VLedFB pin reaches 2.5V, which is defined by the values of R_{FB1} and R_{FB2} :

$$2.5\text{V} = V_{\text{DHC_READY}} \times \frac{R_{\text{FB2}}}{R_{\text{FB1}} + R_{\text{FB2}}} \quad (2)$$

Where

$$V_{\text{DHC_READY}} < V_{\text{RAIL(peak)}} \quad (3)$$

At this stage, the current of the LED strings are regulated and the rail voltage decreases in order to maintain minimum voltage drop and power dissipation on the MOSFETs.

In case the OutP pin is accidentally shorten to ground, the rail voltage will increase and end up exceeds $V_{\text{DHC_READY}}$. To avoid damaging the AC/DC converter, the possible peak output voltage, $V_{\text{RAIL(peak)}}$ can be roughly defined by the forward voltage of the LED strings and must set below the rated voltage of the components at the output of the AC/DC converter. In order to limit the power dissipation on the external MOSFETs, $V_{\text{RAIL(peak)}}$ is set to to no more than 10VDC higher than the forward voltage of the LED string. The following equations define the maximum output voltage of the AC/DC converter that can be pushed up by the LM3464/64A:

$$V_{\text{RAIL(peak)}} = V_{\text{R1}} + V_{\text{REF(AC/DC)}} = (R_1 \times I_{\text{R1}}) + V_{\text{REF(AC/DC)}} \quad (4)$$

for $V_{\text{REF(AC/DC)}} = 2.5\text{V}$

$$I_{\text{R1}} = \frac{V_{\text{RAIL(peak)}} - 2.5\text{V}}{R_1} \quad (5)$$

also since

$$I_{\text{R1}} = \frac{V_{\text{REF(AC/DC)}}}{R_{\text{D2}}} + \frac{V_{\text{REF(AC/DC)}} - V_{\text{D1}} - V_{\text{outP(min)}}}{R_{\text{DHC}}} \\ = \frac{2.5\text{V}}{R_{\text{D2}}} + \frac{2.5\text{V} - 0.5\text{V} - 0.3\text{V}}{R_{\text{DHC}}} \quad (6)$$

$$R_{\text{DHC}} = \frac{1.7\text{V}}{\left(I_{\text{R1}} - \frac{2.5\text{V}}{R_2}\right)} \quad (7)$$

As the system enters steady state, the rail voltage V_{RAIL} decreases and finally settles to an optimal level that maintains the maximum power efficiency of the system. The voltage level of V_{RAIL} under steady state can be calculated following this equation:

$$V_{\text{RAIL}} = V_{f(\text{highest})} + V_{\text{VDHC}} \quad (8)$$

In the equation, V_{RAIL} is the rail voltage in steady state and $V_{f(\text{highest})}$ is the total forward voltage of the LED string which carry the highest forward voltage among the LED stings.

V_{VDHC} is the voltage at the VDHC pin. This voltage decides the headroom voltage for the LM3464/64A driver stage and equals to the minimum V_{DRX} among the drain voltages of the MOSFETs under steady state. The VDHC pin is internally biased to 0.9V which also set the default voltage headroom to 0.9V. In applications that the output of the AC/DC converter contains more than 0.9V peak-to-peak ripple voltage, the voltage headroom can be increased by applying external bias to the VDHC pin.

DEFINING VOLTAGE HEADROOM

The voltage headroom is the rail voltage margin that reserve for precision linear current regulation under steady state. Under steady state, the voltage headroom is always minimized by the LM3464/64A to reduce power losses on the MOSFETs till one of the drain voltage (V_{DRX}) of the MOSFETs equals the voltage on VDHC pin (0.9V typical).

With external bias, the voltage of the VDHC pin can be adjusted up or down to adapt to different types of primary power supply. Figure 17 shows a simple resistor based biasing circuit that derives biasing voltage from the output of the internal voltage regulator, the VCC pin.




Figure 17. Adjusting Voltage Headroom with Resistors

With the additional resistors, the VDHC pin voltage is adjustable in between 0.8V and 2V. The values of R_A and R_B should be at least 10 times lower than the typical values of the internal resistor divider of the VDHC pin (see Figure 17). However, it is recommended not to set the voltage headroom too low because the ripple voltage of the primary power supply output may cause visible flicker due to insufficient voltage headroom. Thus the voltage headroom follows this equation:


$$V_{DHC} = \frac{160 \text{ k}\Omega \parallel R_B}{160 \text{ k}\Omega \parallel R_B + 1 \text{ M}\Omega \parallel R_A} \times V_{CC}$$

where

$$\bullet \quad 0.8\text{V} < V_{VDHC} < 2\text{V} \quad (9)$$

SETTING LED CURRENT


The LED current regulating mechanism of the LM3464/64A driver stage contains four individual LED current regulators. Every LED current regulator is composed of an external MOSFET (Q_1 - Q_4), a current sensing resistor (R_{ISNS1} - R_{ISNS4}) and an amplifier inside the LM3464/64A that monitors the feedback voltage from the current sensing resistor. The integrated amplifier compares the voltage across current sensing resistors (R_{ISNS1} - R_{ISNS4}) to a 200mV typical reference voltage and controls the gate voltage of the MOSFETs (Q_1 - Q_4) to realize linear current regulations. Figure 18 shows the simplified circuit of the linear LED current regulators.

**Figure 18. Linear LED Current Regulator**

The driving currents of the LED strings are defined by the values of R_{ISNS1} to R_{ISNS4} individually. The LED current and the value of R_{ISNSx} are related by the following equation:

$$I_{LED} = \frac{200}{R_{ISNSx}} \text{ mA} \quad (10)$$

Since the accuracy of the LED currents are dependent on the tolerance of R_{ISNSx} , the R_{ISNSx} is recommended to be thick carbon film resistors with no more than 1% tolerance and adequate rated power to the desired LED current.

**Figure 19. LED Current vs R_{ISNSx}**

RESPONSE OF THE LM3464/64A DRIVER STAGE

In order to ensure good operation stability of the entire system, the response of the LM3464/64A circuitry must be set slower than the primary power supply. The response of the LM3464/64A is decided by the value of the capacitor, C_{DHC} . In general, a higher capacitance C_{DHC} will result in slower response of the LM3464/64A driver stage.

Generally, a first order integrator that consists of C_{DHC} and a transconductance amplifier with $g_m = 76 \mu\text{mho}$ and $\pm 15 \mu\text{A}$ current limit as shown in Figure 20 defines the frequency response of the LM3464/64A driver stage.




Figure 20. Simplified Circuit of the Frequency Response Setting Mechanism

The transconductance amplifier serves as a voltage to current converter that charges C_{DHC} with a current proportional to the difference in voltage between the DRx and VDHC pins.

As the voltage of the OutP pin is equal to $V_{CC} - V_{CDHC}$, the capacitance of C_{DHC} decides the rate of change of the OutP pin voltage and eventually limits the frequency response of the whole system. The higher capacitance the C_{DHC} has, the longer time the OutP pins takes for certain voltage change. Thus the value of C_{DHC} decides the response of the LM3464/64A driver stage.

If the response of the LM3464/64A driver stage is set faster than that of the primary power supply, the entire system will suffer from unstable operation. However, setting the response of the LM3464/64A driver stage unnecessarily slow will worsen transient performance of the system and false trigger the fault detection mechanism of the LM3464/64A. Practically, the minimum value of the C_{DHC} can be found out by means of 'try and error'. In most cases, a 1uF 16V ceramic capacitor is a good starting point that sets the response of the LM3464/64A driver stage slow enough for initial trial.

The value of the C_{DHC} capacitor can be reduced to speed up the response of the LM3464/64A driver stage. Otherwise, in case the system is unstable with 1uF C_{DHC} , the capacitance of the C_{DHC} capacitor should be increased until the entire system get into stable operation.

This approach is effectively setting the cut-off frequency of the LM3464/64A driver stage lower than that of the primary power supply. Usually, setting the cut-off frequencies of the two stages apart can help avoiding unstable operation. The cut-off frequency of the LM3464/64A driver stage is governed by the follow equation:

$$f_{LM3464(-3\text{ dB})} = \frac{1}{2\pi(1.2 \times 10^6) \times C_{DHC}} \quad (11)$$

THERMAL FOLDBACK INTERFACE

The thermal foldback function of the LM3464/64A helps in reducing the average LED currents and prolonging the LED lifetime under high temperature. By applying a DC voltage to the Thermal pin, the average output current is adjustable from 100% down to a minimum value limited by the discharge time of the C_{THM} . The Thermal pin of the LM3464/64A is an analog input for thermal foldback control that accepts a DC voltage in the range of 0V to V_{CC} . The thermal foldback control circuitry reduces the average LED currents by means of PWM dimming as shown in [Figure 21](#):




Figure 21. Average LED Current Reduces According to V_{Thermal}

The dimming frequency is defined by a sawtooth waveform that generated by charging and discharging the capacitor C_{THM} which connects across the Thermal_Cap pin and GND. The LM3464/64A charges the C_{THM} up to 3.25V with 50uA constant current and discharge the C_{THM} by pulling the Thermal_Cap pin to ground through a 125Ω (typ.) resistor until the pin voltage reaches 0.4V ($V_{\text{CTHM-MIN}}$). When the voltages of the Thermal and DMIN pins are both below 0.4V, the minimum dimming on time equals the discharge time of the C_{THM} following the equation:

$$t_{\text{THM_MIN}} = 262 \times C_{\text{THM}} \text{ in second} \quad (12)$$

Thus the minimum dimming duty cycle for thermal foldback that being restricted by the discharge time of C_{THM} is approximately 0.5%:

$$D_{\text{THM_MIN}} = (t_{\text{THM_MIN}} \times f_{\text{Thermal_foldback}}) \times 100\%$$

$$\text{Approximately equal to 0.5\%} \quad (13)$$

By comparing the voltage at the Thermal pin to the sawtooth voltage being generated at the Thermal_Cap pin of the LM3464/64A, a PWM dimming signal for thermal foldback is generated as shown in [Figure 22](#):




Figure 22. Signals Facilitating Thermal Foldback Control

If the voltage at the Thermal pin is driven to exceed 3.25V, all output channels will be enabled with 100% thermal dimming duty cycle. If the Thermal pin voltage is set below 0.4V, all output channels will be disabled with 0% thermal dimming duty cycle. The dimming frequency and duty cycle with thermal foldback control are governed by the following equations:

$$\text{thermal-foldback} = \frac{50 \mu\text{A}}{(3.25 - 0.4) \times C_{\text{THM}}} \quad (14)$$

$$D_{\text{Thermal-foldback}} = (T_{\text{LED_ON}} \times f_{\text{Thermal-foldback}}) \times 100\% \quad (15)$$

$$= [(V_{\text{THERMAL}} - 0.4) \times 35]\% \quad (16)$$

$$\text{for } 0.4 \leq V_{\text{THERMAL}} \leq 3.25\text{V} \quad (17)$$

SETTING MINIMUM THERMAL DIMMING DUTY CYCLE

In applications that need to ensure minimum illuminance under high temperature environments, the minimum dimming duty cycle for thermal foldback may need to be limited. Such limit is defined by the voltage at the DMIN pin. When the Thermal pin voltage falls below the voltage at the DMIN pin, the thermal foldback dimming duty cycle will maintain at the level which set by the voltage of the DMIN pin (V_{DMIN}), as shown in Figure 23.




Figure 23. Thermal Foldback Control with Minimum Dimming Duty Cycle Limit

To define the minimum thermal dimming duty cycle, V_{DMIN} should be set in between 0.4V to 3.25V. The minimum duty cycle is governed by the following equation:

$$D_{\text{MINIMUM}} = [(V_{\text{DMIN}} - 0.4) \times 35]\% \quad (18)$$

$$\text{for } 0.4 \leq V_{\text{DMIN}} \leq 3.25\text{V} \quad (19)$$

When V_{DMIN} is below 0.4V (e.g. connect to GND), the minimum thermal dimming duty cycle limit is disabled. In applications that thermal foldback control is not required, the DMIN pin can be tied to GND to reduce power consumption.

PWM DIMMING

The LM3464/64A provides a DIM pin that accepts TTL logic level signal for PWM dimming. When the DIM pin is pulled low, all LED current regulators will turn off while maintaining V_{CC} regulator and part of the internal circuitries operating. External pull up resistor is required if the DIM pin is driven by an open collector / drain driver. PWM dimming ensures uniform color temperature of the light throughout the entire dimming range. The average current of every output channel is decided by the dimming duty cycle and follows the equation below:

$$I_{LED(AVG)} = D_{PWM} \times I_{LED}$$

(20)

PWM DIMMING CONTROL WITH THERMAL FOLDBACK

The PWM dimming control can coexist with thermal foldback by applying PWM dimming control signal and thermal control signal to the DIM and Thermal pins concurrently. Normally, the dimming frequency for thermal foldback control should be much higher than the frequency of the PWM dimming control signal. Figure 24 presents the relationship among $V_{Thermal}$, $V_{Thermal_Cap}$, V_{DIM} and I_{LED} . As shown in the figure, when thermal foldback is functioning, the average output current can be further decreased linearly according to the duty cycle of the PWM dimming signal being applied to the DIM pin. In order to synchronize the dimming signals, the C_{THM} is discharged on every rising edge of the PWM dimming signal on DIM pin, notice as t_1 , t_2 and t_3 in Figure 24.




Figure 24. Thermal Foldback + PWM Dimming Control

LOW POWER STANDBY

The LM3464/64A will enter low power standby mode when the EN pin is pulled to GND. The EN pin is internally biased thus no external pull-up resistor or bias is required. Under standby mode, all the output channels are cut-off and part of the internal circuitries are disabled to maintain low power consumption. Upon the EN pin is pulled low, the OutP pin stops sinking current from the feedback node of the primary power stage. This causes the rail voltage fall back to $V_{RAIL(nom)}$ slowly as the output capacitors of the primary power supply are being discharged by the LEDs. Pulling the EN pin low will not disable the V_{CC} regulator. When the EN pin is released (floating), the LM3464/64A exits low power standby mode and the startup sequence begins as described in Figure 16.

FAULT HANDLING and INDICATION

The LM3464/64A features a complete mechanism for fault handling and indication. The LM3464/64A detects LED failures and raises fault indication signal at the Faultb pin upon open or short circuits of LED strings, insufficient supply voltage and so on. In order to avoid false triggering the fault detection circuitry, the LM3464/64A features a timer for fault recognition. When a fault condition arises and sustains longer than the time constant preset by the capacitor, C_{FLT} , a fault is confirmed. The Faultb pin is then pulled low as an indication. The time constant for fault detection is defined by the value of the capacitor connects across the FAULT_CAP pin and GND, C_{FLT} . Normally, a 2.2 nF C_{FLT} that set a 264 us delay time is suitable for most application. For those applications with slow response primary power supply, the value of C_{FLT} may need to increase accordingly. The time delay for fault detection is governed by the following equation:

$$T_{FAULT} = \frac{C_{FLT} \times 3.0V}{25 \mu A}$$

(21)

OPEN CIRCUIT OF LED STRINGS

Detection of LED open circuit is achieved by detecting the voltages of the SEx pin and the internal gate control signal being fed to the internal MOSFET gate driver. When a LED string is open circuit, the V_{SEx} pin is pulled down to below 30mV by the current sensing resistor. As V_{SEx} falls below its regulated level, the LM3464/64A increases the gate voltage of the corresponding MOSFET (V_{GDx}) in order to maintain current regulation. Thus, the requirement for LED open circuit is V_{SEx} below 30mV and internal gate voltage reaches its maximum (at V_{GDx} about 5V). When the requirement of LED open fault is fulfilled, the LM3464/64A begins to charge up the C_{FLT}. When the voltage of the FAULT_CAP reaches 3V, and the condition of open fault retains, an open fault is confirmed.

After an open fault is confirmed, the failed channel(s) will be disabled and excluded from DHC loop. To reactivate the disabled channel(s), the EN pin can be pulled to GND for a soft reset or re-power the primary power supply for a system reset. Either reset methods results in a system restart with startup sequence shows in [Figure 16](#).

SHORT CIRCUIT OF LED STRINGS

If any LED string experiences partially short circuit after normal system startup, the drain voltage (DRx) of the corresponding channel(s) will increase so as to maintain correct current regulation. When drain voltage increases up to 8.4V higher than the drain voltages of any other channels, the shortened channel will be latched off and excluded from the DHC loop to avoid further damages. Once a short fault is confirmed, the Faultb pin will be pulled low no matter it is due to failure of the power source or shortening of LED strings. When a short circuit of LED string is confirmed, the failed channel(s) will be disabled and excluded from DHC loop. The disabled channels can be reactivated by either pulling the EN pin to GND or system re-powering.

DRx PIN OVER-VOLTAGE PROTECTION

The LM3464/64A features a over-voltage protection function that prevents damaging of the external MOSFETs due to short circuit of LED string(s). When the voltage of any DRx pin reaches 19V typical, the fault detection timer is triggered with the output current of the FAULT_CAP pin increases by 4 times (I_{FAULT-CAP-OVP}) and results in fault detection time 4 times shorter. If a over-voltage of any DRx pin is confirmed, the particular channel will be latched off and excluded from DHC loop until the EN pin is pulled low (soft reset) or system re-powering is undertaken.

DRIVING LESS THAN FOUR LED STRINGS

The LM3464/64A allows users to disable the unused output channels. Any output channel without a LED string connected or with DRx and SEx pins floating will be disabled at system startup. A disabled channel will be excluded from the DHC loop and will not contribute headroom control signal to the LM3464/64A. This function is applicable to both single LM3464/64A and cascade operation modes.

EXPANDING NUMBER OF OUTPUT CHANNEL

The LM3464/64A can be cascaded to expand the number of output channel. Bases on the master-slave architecture, one of the LM3464/64A in the system must be set to master mode and the rest must be set to slave mode. [Figure 27](#) shows an example application circuit that provides eight output channels.

To enable cascade operation, the SYNC pin of the master LM3464/64A should connect to the DIM pin of the first slave device and similarly the SYNC pin of such slave device should connect to its down stream slave device for startup synchronization. In addition, the OutP pins of all the LM3464/64A have to tie up though a diode and resistor R_{DHC} to the voltage feedback node of the primary power supply to accomplish dynamic headroom control, as shown in [Figure 27](#).

The slave devices can only be commanded by the master LM3464/64A. With the master and slave devices linked up, the information of startup synchronization, thermal foldback and PWM dimming controls are gathered by the master device and distribute stage by stage through the SYNC pin.

To set a LM3464/64A in master mode, the voltage of the VLedFB pin must be set below 3.25V. When the VLedFB pin is connected to VCC, the device is in slave mode. In slave mode, local thermal foldback and PWM controls are overridden by the packaged synchronization signal delivered from the master.

CONNECTION TO LED ARRAYS

When LEDs are connected to the LM3464/64A driver stage through long cables, the parasitic components of the cable harness and external MOSFETs may resonant and eventually lead to unstable system operation. In applications that the cables between the LM3464/64A driver circuit and LED light engine are longer than 1 meter, a 4.7kΩ resistor should be added across the GDx pins to GND as shown in [Figure 25](#).




Figure 25. Additional Resistor Across GDx and SEx for Cable Harness Over 1m Long




Figure 26. Additional Voltage Clamping Circuits for $V_{RAIL(peak)} > 80V/95V$ (LM3464/64A)

APPLICATIONS WITH HIGH RAIL VOLTAGE

The normal operation voltage of the LM3464 and LM3464A are rated to 80V and 95V respectively, applying voltage over the operation voltage limit to the LM3464/64A can damage the device permanently. In applications that the rail voltage is higher than the operation voltage limited of the device (80V for LM3464, 95V for LM3464A), voltage clamping circuits must be added externally to ensure the voltage limits of all the pins of the LM3464/64A are not violated. Figure 26 shows a typical application circuit with 150V peak rail voltage.

In Figure 26, Z_1 , Z_2 , Z_3 , Z_4 and Z_{IN} are zener diodes for clamping the DRx pin voltage and input voltage (V_{IN} pin) of the LM3464/64A. The reverse voltage of the zener diodes must be below 80V for LM3464 and 95V for LM3464A. The resistors R_{DR1} , R_{DR2} , R_{DR3} , R_{DR4} and R_{IN} are resistors for absorbing the voltage difference between the clamping voltage of the zener diodes and the rail voltage.

Calculating the Values of Z_x and R_{DRx} :

The resistance of the R_{DRx} must be properly selected according to the reverse current of the zener diode and input current of the DRx pins of the LM3464/64A to secure the allowable pin voltages are not violated. For instant, the DRx pins are required to clamp at 75V and a 500mW/75V zener diode CMHZ5267B from Central Semiconductor is used. The reverse current of the CMHZ5267B is specified 1.7mA at 75V zener voltage. The maximum allowable reverse current is 6.67mA as the power rating of the CMHZ5267B is 500mW.

Given that the input current of the DRx pins of the LM3464/64A at 100V is 63uA maximum, if the DRx pin voltage is below 100V the current flows into the DRx pin (I_{DRx}) is below 63uA. In order to reserve operation margin for component variations, I_{DRx} is assumed equal to 63uA in the following calculations.

Because $V_{RAIL(peak)}$ is the possible highest voltage at the DRx pins, the maximum resistance of R_{DRx} can be obtained following this equation:

$$R_{DRx} = \frac{V_{RAIL(peak)} - V_Z}{I_{DRx} + I_Z} \quad (22)$$

Where V_Z and I_Z are the reverse voltage and current of the zener diode Z_x respectively.

For $V_{RAIL(peak)} = 150V$, the maximum value of R_{DRx} is:

$$\begin{aligned} R_{DRx(max)} &= \frac{150V - 75V}{63\mu A + 1.7mA} \\ &= 42.5k\Omega \end{aligned} \quad (23)$$

And the minimum value of R_{DRx} is:

$$\begin{aligned} R_{DRx(min)} &= \frac{150V - 75V}{63\mu A + 6.67mA} \\ &= 11.14k\Omega \end{aligned} \quad (24)$$

Thus, the value of R_{DRx} must be selected in the range:

$$11.14k\Omega \leq R_{DRx} \leq 42.5k\Omega \quad (25)$$

To minimize power dissipation on the zener diodes, a standard 42.2k Ω resistor can be used for the R_{DRx} . Because the resistors, R_{DRx} are used to absorb the power being introduced by the voltage difference between V_{RAIL} and V_{Zx} , the maximum power dissipation on every R_{DRx} equals to:

$$\begin{aligned} P_{RDRx(max)} &= \frac{(V_{RAIL(peak)} - V_Z)^2}{R_{DRx}} \\ &= \frac{(150V - 75V)^2}{42.2k\Omega} \\ &= 133mW \end{aligned} \quad (26)$$

Thus, a standard 42.2k Ω resistor with 0.25W power rating (1206 package) and 1% tolerance can be used.

Calculating the Values of Z_{IN} and R_{IN} :

Similar to the requirements of selecting the Z_x and R_{DRx} , the voltage at the V_{IN} pin of the LM3464/64A is clamped to 75V by a voltage clamping circuit consists of Z_{IN} and R_{IN} . Because the maximum operating and shut-down current ($V_{EN} < 2.1V$) are 3mA and 700uA respectively, in order to ensure the voltage of the V_{IN} pin is clamped close to 75V even when the LM3464/64A is disabled, a 1.5W/75V zener diode CMZ5946B from Central Semiconductor is used to ensure adequate conduction current for Z_{IN} . The reverse current of the CMZ5946B is specified 5mA at 75V, so the allowable current flows through Z_{IN} is in between 5mA to 20mA.

The value of R_{IN} is governed by the following equations:

$$R_{IN} = \frac{V_{RAIL(peak)} - V_{ZIN}}{I_{IN} + I_{ZIN}} \quad (27)$$

Maximum value of R_{IN} :

$$R_{IN(max)} = \frac{150V - 75V}{3mA + 5mA} = 9.375k\Omega \quad (28)$$

Minimum value of R_{IN} :

$$R_{IN(min)} = \frac{150V - 75V}{3mA + 20mA} = 3.26k\Omega \quad (29)$$

So the value of R_{IN} must be in the range:

$$3.26k\Omega \leq R_{DRX} \leq 9.38k\Omega \quad (30)$$

To minimize power dissipations on both the Z_{IN} and R_{IN} , a standard 9.31k Ω resistor can be selected for the R_{IN} . Then the maximum power dissipation on R_{IN} is:

$$\begin{aligned} P_{RIN(max)} &= \frac{(V_{RAIL(peak)} - V_{ZIN})^2}{R_{IN}} \\ &= \frac{(150V - 75)^2}{9.38k\Omega} = 600mW \end{aligned} \quad (31)$$

Thus, a standard 9.38k Ω resistor with 2512 package (1W) and 1% tolerance can be used.

24 [Submit Documentation Feedback](#)

REVISION HISTORY

Changes from Revision E (May 2013) to Revision F	Page
• Changed layout of National Data Sheet to TI format	24

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
LM3464AMH/NOPB	Active	Production	HTSSOP (PWP) 28	48 TUBE	Yes	SN	Level-1-260C-UNLIM	-40 to 125	LM3464AMH
LM3464AMH/NOPB.A	Active	Production	HTSSOP (PWP) 28	48 TUBE	Yes	SN	Level-1-260C-UNLIM	-40 to 125	LM3464AMH
LM3464AMHX/NOPB	Active	Production	HTSSOP (PWP) 28	2500 LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 125	LM3464AMH
LM3464AMHX/NOPB.A	Active	Production	HTSSOP (PWP) 28	2500 LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 125	LM3464AMH
LM3464MH/NOPB	Active	Production	HTSSOP (PWP) 28	48 TUBE	Yes	SN	Level-1-260C-UNLIM	-40 to 125	LM3464MH
LM3464MH/NOPB.A	Active	Production	HTSSOP (PWP) 28	48 TUBE	Yes	SN	Level-1-260C-UNLIM	-40 to 125	LM3464MH
LM3464MHX/NOPB	Active	Production	HTSSOP (PWP) 28	2500 LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 125	LM3464MH
LM3464MHX/NOPB.A	Active	Production	HTSSOP (PWP) 28	2500 LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 125	LM3464MH

⁽¹⁾ **Status:** For more details on status, see our [product life cycle](#).

⁽²⁾ **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

⁽⁴⁾ **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.


⁽⁶⁾ **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


TAPE AND REEL INFORMATION



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LM3464AMHX/NOPB	HTSSOP	PWP	28	2500	330.0	16.4	6.95	10.0	1.7	8.0	16.0	Q1
LM3464MHX/NOPB	HTSSOP	PWP	28	2500	330.0	16.4	6.95	10.0	1.7	8.0	16.0	Q1


TAPE AND REEL BOX DIMENSIONS



*All dimensions are nominal



Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LM3464AMHX/NOPB	HTSSOP	PWP	28	2500	367.0	367.0	35.0
LM3464MHX/NOPB	HTSSOP	PWP	28	2500	367.0	367.0	35.0

TUBE



*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (μm)	B (mm)
LM3464AMH/NOPB	PWP	HTSSOP	28	48	495	8	2514.6	4.06
LM3464AMH/NOPB.A	PWP	HTSSOP	28	48	495	8	2514.6	4.06
LM3464MH/NOPB	PWP	HTSSOP	28	48	495	8	2514.6	4.06
LM3464MH/NOPB.A	PWP	HTSSOP	28	48	495	8	2514.6	4.06



4214870/A 10/2014

NOTES:


PowerPAD is a trademark of Texas Instruments.

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm, per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm, per side.
5. Reference JEDEC registration MO-153, variation AET.


PWP0028A

PowerPAD™ - 1.1 mm max height

PLASTIC SMALL OUTLINE



LAND PATTERN EXAMPLE
SCALE:6X



SOLDER MASK DETAILS

4214870/A 10/2014

NOTES: (continued)


6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
8. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature numbers SLMA002 (www.ti.com/lit/slma002) and SLMA004 (www.ti.com/lit/slma004).
9. Size of metal pad may vary due to creepage requirement.

EXAMPLE STENCIL DESIGN

PWP0028A

PowerPAD™ - 1.1 mm max height

PLASTIC SMALL OUTLINE



SOLDER PASTE EXAMPLE
EXPOSED PAD
100% PRINTED SOLDER COVERAGE AREA
SCALE:6X

STENCIL THICKNESS	SOLDER STENCIL OPENING
0.1	3.55 X 6.37
0.127	3.0 X 5.5 (SHOWN)
0.152	2.88 X 5.16
0.178	2.66 X 4.77

4214870/A 10/2014

NOTES: (continued)

10. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
11. Board assembly site may have different recommendations for stencil design.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#) or other applicable terms available either on [ti.com](https://www.ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2025, Texas Instruments Incorporated